|  | Design Example Report |
| :--- | :--- |
| Title | 26 W Multi Output Flyback Converter with <br> Two CV and One CC Using InnoMux <br> IMX111U and InnoSwitch |
| Spes-MX INN3465C |  |$|$

## Summary and Features

Unique single-stage conversion, multiple-output, flyback architecture enabling:

- High efficiency across the universal line range
- High regulation accuracy - independently regulated $5 \mathrm{~V} / 1 \mathrm{~A}$ and $12 \mathrm{~V} / 0.42 \mathrm{~A}$ CV outputs with extremely fast load transient response of $150 \mu \mathrm{~s}$ and $250 \mu \mathrm{~s}$ respectively
- One CC (LED) output with wide string voltage range of 32 V to 40 V
- Configurable for
- Analog dimming mode
- Straight PWM dimming mode
- Filtered PWM dimming mode and
- Hybrid dimming mode.
- Safety features
- Output overvoltage protection (OVP), eliminating the need for a fault protection optocoupler
- Output power limit set independently for each output
- Accurate thermal protection with hysteretic shutdown
- Input voltage monitor with accurate brown-in/brown-out and overvoltage protection
InnoSwitch3-MX and InnoMux form the industry first AC/DC chipset with isolated, safetyrated integrated feedback. In addition, there is built-in synchronous rectification for increased efficiency.

The control chipset incorporates isolated feedback and communication channels, combining all the benefits of secondary-side control with the simplicity of primary-side regulation.

The new architecture achieves tight cross regulation across multiple outputs and high overall efficiency while simplifying the overall system by obviating the need for postregulation. The single-stage converter reduces board size significantly and reduces the part count compared to the equivalent conventional converter based on multiple conversion stage topology.

PATENT INFORMATION
The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at www.power.com. Power Integrations grants its customers a license under certain patent rights as set forth at https://www.power.com/company/intellectual-propertylicensing/.
Table of Contents
Summary and Features ..... 2
1 Introduction ..... 5
2 Power Supply Specification ..... 7
3 Schematic ..... 8
4 Bill of Materials ..... 9
5 PCB Assembly ..... 11
6 Circuit Description ..... 12
6.1 Input Rectifier and EMI Filter ..... 12
6.2 Primary-Side ..... 12
6.2.1 Primary Switch Arrangements ..... 12
6.2.2 Primary-Side Controller Power Source and OVP Protection ..... 12
6.2.3 Primary-Side OVP, Brown-In and Brown-Out Protection ..... 12
6.2.4 Primary Peak Current Limit ..... 13
6.3 Secondary-Side ..... 13
6.3.1 Primary to Secondary-Side Communication ..... 13
6.3.2 Synchronous Rectifier (SR) FET Control ..... 13
6.3.3 InnoSwitch3-MX to InnoMux Communication ..... 13
6.3.4 InnoMux Power Supply ..... 14
6.3.5 Selection MOSFETs Drive ..... 14
6.3.6 Output Control ..... 14
6.3.7 LED Current Control and Dimming ..... 15
6.3.8 Output Power Limiting ..... 16
6.3.9 Standby Mode ..... 16
6.3.10 Start-Up Sequence ..... 17
7 DER-871 Connection Diagram ..... 20
8 PCB Layout ..... 21
9 Transformer (T1) Specification ..... 23
9.1 Core Information ..... 23
9.2 Bobbin Information ..... 24
9.3 Electrical Diagram ..... 25
9.4 Winding Stack Diagram ..... 26
9.5 Transformer Electrical Specification ..... 26
9.7 Materials List ..... 27
9.8 Transformer Construction ..... 27
9.9 Transformer Test ..... 28
10 Performance ..... 37
10.1 Full Load Efficiency vs. Line ..... 37
10.2 Efficiency vs. Load ..... 38
10.3 Line Regulation at Full Load ..... 39
10.4 Output Load Regulation ..... 40
10.5 Standby Input Power ( $I_{\text {LEd }}=0$ A) ..... 42
10.6 LED Dimming ..... 43
10.7 Load Transient Response ..... 44
10.7.1 CV1 Step Load Transient ..... 44
10.7.2 CV2 Step Load Transient ..... 45
10.8 Switching Waveforms ..... 46
10.8.1 Primary Switch Maximum Voltage ..... 46
10.8.2 Primary Switching Frequency ..... 47
10.8.3 Transformer Current Waveforms ..... 49
10.9 Start-Up ..... 52
10.9.1 Full Load Start-up ..... 52
10.9.2 No-Load Start-up ..... 53
10.9.3 Start-up Under CV1 Fault Conditions ..... 54
10.10 Devices Peak Voltages ..... 67
10.10.1 SR Worst Case D-S Voltage ..... 67
10.10.2 CV1 Selection FET Maximum Voltage ..... 68
10.10.3 CV2 Selection FET D-S Voltage ..... 69
10.10.4 CV2 Blocking Diode Peak Reverse Voltage ..... 70
10.10.5 LED Rectifier Diode Reverse Voltage under Full Load at 375 VDC7 ..... C71
10.11 Brown - Out and Brown - In ..... 72
10.12 Output Protections ..... 74
10.12.1 CV1 Power Limit ..... 74
10.12.2 CV2 Output Power Limit ..... 77
10.12.3 LED Output Power Limit ..... 79
10.12.4 CV1 and CV2 Output Overvoltage Protection ..... 80
10.12.5 LED Output Overvoltage Protection ..... 81
10.13 Output Ripple Measurements ..... 83
10.13.1 Ripple Measurement Technique ..... 83
10.13.2 CV1 Output Ripple ..... 84
10.13.3 CV2 Output Ripple ..... 85
10.14 Conducted EMI ..... 86
10.14.1 Line Input 115 VAC ..... 86
10.14.2 Line Input 230 VAC ..... 87
10.15 Thermal Performance ..... 88
11 Revision History ..... 89

## Important Note:

Although this board is designed to satisfy safety isolation requirements, the engineering prototype has not been agency approved. Therefore, all testing should be performed using an isolation transformer to provide the AC input to the prototype board.

## 1 Introduction

This engineering report describes a Switch Mode Power Supply (SMPS) intended for appliance applications. The SMPS, utilizes the Power Integration's InnoSwitch3MX/InnoMux control chip set. The chip set implements a multiplexing power control algorithm, where the energy stored in the primary winding of the transformer during any primary conduction interval is subsequently delivered to only one of the converter's main outputs (CV1, CV2 or LED). More specifically, this is achieved by controlling the state of the switches SW1 and SW2 (Figure 1) during the flyback interval of each switching cycle. Utilizing a single magnetic component (transformer TX 1), the controller directs the energy flow as needed to all outputs based on respective loading requirements, thus keeping each output accurately controlled. If the energy pulse needs to be delivered to the CV1 output, SW1 is turned ON prior to the end of the primary conduction interval while SW2 is kept off. Similarly, for CV2, the SW2 is turned on, but SW1 is OFF. Otherwise if SW1 and SW2 are both OFF, the energy is delivered to the LED output via the rectification diode D1.

The SMPS has two Constant Voltage (CV) outputs, $5 \mathrm{~V} / 1 \mathrm{~A}$ and $12 \mathrm{~V} / 0.42 \mathrm{~A}$ and a single Constant Current (CC) output, capable of delivering maximum of 0.4 A current into an LED stack with voltage from 32 V to 40 V . The current through the LED stack is controlled from zero to maximum by an analog dimming signal (ADIM) with a full scale (FS) of 1.5 V. The Power Supply Unit (PSU) can deliver total maximum continuous output power of 26 W, with universal mains input (from 90 VAC to 265 VAC).


Figure 1 - DER-871 High Level Schematic.
The feedback (FB) pins $\mathrm{FB}_{\mathrm{V} 1}, \mathrm{FB}_{\mathrm{v} 2}$ and $\mathrm{FB}_{\mathrm{LED}}$ continuously sense the output voltages. If the voltage of any of the outputs drops below regulation level, the multi-output controller InnoMux sends a request for pulse to secondary controller of the InnoSwitch3-MX. This type of pulse-by-pulse regulation results in quick response and excellent cross regulation. For the described multiplexing algorithm to work correctly, it is essential that the reflected voltage of each winding must be higher than that of the preceding lower output voltage winding in order to effectively steer the power:

$$
\frac{V_{C V 1}}{N_{S 1}}<\frac{V_{C V 2}}{N_{S 1}+N_{S 2}}<\frac{V_{L E D}}{N_{S 1}+N_{S 2}+N_{S 3}}
$$

Transformer with stacked or independent secondaries may be used as appropriate. The document contains the power supply specification, schematic, bill of materials, transformer documentation, printed circuit layout, and performance data.

## 2 Power Supply Specification

The table below represents the minimum acceptable performance of the design. The actual performance is illustrated in the results section.

| Description | Symbol | Min | Typ | Max | Units | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input <br> Voltage <br> Frequency | $\begin{gathered} \text { VIN } \\ \text { fLINE } \end{gathered}$ | $\begin{aligned} & 90 \\ & 47 \end{aligned}$ | 50/60 | $\begin{gathered} 265 \\ 64 \end{gathered}$ | $\begin{gathered} \text { VAC } \\ \mathrm{Hz} \end{gathered}$ | 3 Wire Input. |
| Output <br> Output Voltage 1 <br> Output Ripple Voltage 1 <br> Output Current 1 <br> Output Voltage 2 <br> Output Ripple Voltage 2 <br> Output Current 2 <br> Output Voltage 3 <br> Output Ripple Current 3 <br> Output Current 3 <br> Total Output Power <br> Continuous Output Power | Vouti <br> VRIPPLE1 <br> Iout1 <br> Vout2 <br> VRIPPLE2 <br> Iout2 <br> Vout3 <br> IrIppLe3 <br> Іоитз <br> Pout | $\begin{gathered} 4.75 \\ 0 \\ 11.4 \\ 0 \\ 32 \\ 0 \end{gathered}$ | 5 <br> 12 <br> 40 <br> 0.4 | $\begin{gathered} 5.25 \\ 50 \\ 1 \\ 12.6 \\ 100 \\ 0.42 \\ 45 \\ 40 \\ 0.45 \\ \\ 26 \\ \hline \end{gathered}$ | V <br> mV <br> A <br> V <br> mV <br> A <br> V <br> mA <br> W | $\pm 5 \% \text {. }$ <br> 20 MHz Bandwidth. $\pm 5 \% \text {. }$ <br> 20 MHz Bandwidth. <br> 20 MHz Bandwidth. |
| Efficiency <br> Full Load <br> No-Load Input Power | $\eta$ | 87 |  | <0.3 | $\begin{aligned} & \text { \% } \\ & \text { W } \end{aligned}$ | Measured at 110 / 230 VAC, POUT $25^{\circ} \mathrm{C}$. <br> Measured at 230 VAC $25^{\circ} \mathrm{C}, 5 \mathrm{~V}$ 20 mA , STDBY Pin Pulled Low. |
| Environmental <br> Conducted EMI <br> Safety |  | Meets CISPR22B / EN55022B <br> Designed to meet IEC950, <br> UL1950 Class II |  |  |  |  |
| Surge Common Mode Ring Wave |  | 4 |  | 6 | kV | 100 kHz Ring Wave, $12 \Omega$ Common Mode. |
| Surge Combination Wave |  |  |  | 1 | kV | Combination Wave, $2 \Omega$ Differential Mode. |
| ESD |  | $\begin{aligned} & \pm 2 \\ & \pm 2 \end{aligned}$ |  | $\begin{gathered} \pm 15 \\ \pm 8 \end{gathered}$ | kV | Air Discharge. <br> Contact Discharge. |
| Ambient Temperature | TAMB | 0 |  | 60 | ${ }^{\circ} \mathrm{C}$ | Free Convection, Sea Level. |

## 3 Schematic



Figure 2 - Schematic.

## 4 Bill of Materials

The total number of parts fitted in DER-871 is 60 with a total number of positions of 78.

| Item | Qty | Ref Des | Description | Mfg Part Number | Mfg |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | BR1 | RECT BRIDGE, 800V, 4A | Z4DGP408L-HF | Comchip Tec |
| 2 | 1 | C1 | $22 \mu \mathrm{~F}, 25 \mathrm{~V}$, Ceramic X5R, 1206 | CL31A226KAHNNNE | Samsung |
| 3 | 1 | C10 | $1000 \mu \mathrm{~F}, 6.3 \mathrm{~V}$, Polymer | RL80J102MDN1KX | Nichicon |
| 4 | 1 | C11 | $2.2 \mu \mathrm{~F}, 10 \mathrm{~V}$, Ceramic, 0805 | C0805C225M8RACTU | Kemet |
| 5 | 1 | C13 | $330 \mu \mathrm{~F}, 16 \mathrm{~V}$, Polymer | RL81C331MDN1 | Nichicon |
| 6 | 1 | C14 | $56 \mu \mathrm{~F}, 63 \mathrm{~V}$, Polymer | RNU1J560MDN1PH | Nichicon |
| 7 | 1 | C15 | $120 \mu \mathrm{~F}, 63 \mathrm{~V}$, Electrolytic | EKZE630EC3121MH20D | United Chemi-con |
| 8 | 1 | C17 | 330 nF, $275 \mathrm{VAC}_{\text {, Film, }}$ X2 | ECQ-U2A334ML | Panasonic |
| 9 | 1 | C2 | 470 nF, 16 V, Ceramic, 0805 | CC0805KKX7R7BB474 | Yageo |
| 10 | 1 | C26 | $1000 \mu \mathrm{~F}, 10 \mathrm{~V}$, Electrolytic | UHE1A102MPD6 | Nichicon |
| 11 | 2 | C27 C39 | 470 nF, 50 V, Ceramic, 0805 | GRM21BR71H474KA88L | Murata |
| 12 | 4 | C28, C29, C34, C36 | 100 nF, 200 V, Ceramic, 1206 | VJ1206Y104KXCAT | Vishay |
| 13 | 1 | C3 | $68 \mu \mathrm{~F}, 400 \mathrm{~V}$, Electrolytic | EEU-EE2G680 | Panasonic |
| 14 | 2 | C30 C31 | 100 nF, 50V, Ceramic, X7R,0805 | CC0805KRX7R9BB10 | Yageo |
| 15 | 1 | C35 | $680 \mu \mathrm{~F}, 16 \mathrm{~V}$, Electrolytic | EKZE160ELL681MH20D | United Chemi-con |
| 16 | 2 | C4 C33 | 220 nF, 25 V, Ceramic, X7R, 0805 | CC0805KRX7R8BB224 | Yageo |
| 17 | 1 | C5 | 220 nF, 50 V, Ceramic, X7R,0805 | GRM21BR71H224KA0 | Murata |
| 18 | 1 | C6 | $1 \mathrm{nF}, 250 \mathrm{~V}_{\text {AC }}$, Ceramic, Y1 | 440LD10-R | Vishay |
| 19 | 1 | C7 | $2.2 \mu \mathrm{~F}, 50 \mathrm{~V}$, Ceramic, X7R, 1206 | CL31B225KBHNNNE | Samsung |
| 20 | 1 | C9 | 150 pF, 500V, Ceramic, 0805 | CC0805JRNPOBBN151 | Yageo |
| 21 | 1 | C44 | $2000 \mu \mathrm{~F}, 6.3 \mathrm{~V}$, Electrolytic, Low ESR $30 \mathrm{~m} \Omega$ | EEUFSOJ202L | Panasonic |
| 22 | 1 | J3 | Term Block 5.08 mm 2 Pos | ED120/2DS | On Shore Tec |
| 23 | 1 | D1 | Diode, Schottky, 100V, 0.075A, SOD123 | BAT46W-TP | Micro Commercial |
| 24 | 1 | D3 | 200 V, 5 A, Diode, Schottky, TO-220AC | DST5200 | Littelfuse |
| 25 | 1 | D4 | Diode Zener, $24 \mathrm{~V}, 500 \mathrm{~mW}, \mathrm{SOD123}$ | MMSZ5252BT1G | ON Semi |
| 26 | 1 | D5 | 80 V, 8 A, Diode, Schottky, TO-220AC | VS-8TQ080PBF | Vishay |
| 27 | 1 | D8 | Diode Zener, $11 \mathrm{~V}, 500 \mathrm{~mW}, \mathrm{SOD123}$ | MMSZ5241B-7-F | Diodes |
| 28 | 1 | D9 | $600 \mathrm{~V}, 1 \mathrm{~A}$, Ultrafast Recovery, SOD57 | BYV26C | Vishay |
| 29 | 1 | F1 | 2 A, 250 V, Slow, TR5 | 37212000411 | Littelfuse |
| 30 | 1 | J1 | 4 Positions (1 x 4) Header | DF1B-4P-2.5DSA(01) | Hirose |
| 31 | 1 | J2 | 6 Positions (1 x 6) Header | DF1B-6P-2.5DSA(01) | Hirose |
| 32 | 1 | JP1 / R12 | $5 \Omega$, NTC, Radial 9.5mm | B57235S0509M051 | TDK |
| 33 | 1 | L1 | CMC, 6.8mH @ 10kHz 1.3A, 2 Line | B82731M2132A030 | TDK |
| 34 | 2 | L2 L3 | $10 \mu \mathrm{H}, 3.45 \mathrm{~A}$, Inductor | 18R103C | Murata |
| 35 | 1 | L4 | CMC, 200uH @ $100 \mathrm{kHz}, 0.4 \mathrm{~A}, 2$ Line | 32-00315-00 | Power Integrations |
| 36 | 1 | Q1 | N-Fet, 60 V, 60 A, PowerPAK SO-8 | SQJA62EP-T1_GE3 | Vishay |
| 37 | 2 | Q2 Q4 | N-Fet, 40 V, 36 A, 8-SO | SI4154DY-T1-GE3 | Vishay |
| 38 | 1 | R1 | RES, $10 \Omega, 1 \%, 1 / 4$ W, Thick Film, 1206 | ERJ-8ENF10R0V | Panasonic |
| 39 | 1 | R10 | RES, 3.16 k, $1 \%$, 1/8 W, Thick Film, 0805 | ERJ-6ENF3161V | Panasonic |
| 40 | 2 | R11 R16 | RES, $2.00 \mathrm{M} \Omega, 1 \%, 1 / 4 \mathrm{~W}$, Thick Film, 1206 | ERJ-8ENF2004V | Panasonic |
| 41 | 2 | R13 R53 | RES, $22 \Omega, 1 \%, 1 / 8 \mathrm{~W}$, Thick Film, 0805 | ERJ-6ENF22R0V | Panasonic |
| 42 | 3 | R17 R19 R22 | RES, $100 \mathrm{k} \Omega, 5 \%, 1 / 8 \mathrm{~W}$, Thick Film, 0805 | ERJ-6GEYJ104V | Panasonic |
| 43 | 1 | R3 | RES, $9.1 \mathrm{k} \Omega, 1 \%, 1 / 8 \mathrm{~W}$, Thick Film, 0805 | ERJ-6ENF9101V | Panasonic |
| 44 | 1 | R4 | RES, $10 \mathrm{k} \Omega, 5 \%, 1 / 4 \mathrm{~W}$, Thick Film, 1206 | ERJ-8GEYJ103V | Panasonic |
| 45 | 1 | R40 | RES, $39 \mathrm{k} \Omega$, 5\%, 1/4 W, Thick Film, 1206 | ERJ-8GEYJ393V | Panasonic |
| 46 | 1 | R41 | RES, $3.74 \mathrm{k} \Omega, 1 \%, 1 / 8 \mathrm{~W}$, Thick Film, 0805 | ERJ-6ENF3741V | Panasonic |
| 47 | 2 | R42 R44 | RES, $33 \mathrm{k} \Omega, 1 \%, 1 / 8 \mathrm{~W}$, Thick Film, 0805 | ERJ-6ENF3302V | Panasonic |
| 48 | 3 | R47 R48 R49 | RES, $10 \Omega, 1 \%, 1 / 8 \mathrm{~W}$, Thick Film, 0805 | ERJ-6ENF10R0V | Panasonic |
| 49 | 2 | R5 R37 | RES, $47.0 \Omega, 1 \%, 1 / 8 \mathrm{~W}$, Thick Film, 0805 | ERJ-6ENF47R0V | Panasonic |
| 50 | 1 | R51 | RES, $4.99 \mathrm{k} \Omega, 1 \%, 1 / 8 \mathrm{~W}$, Thick Film, 0805 | ERJ-6ENF4991V | Panasonic |
| 51 | 1 | R7 | RES, $120 \mathrm{k} \Omega, 1 \%$, 1/8 W, Thick Film, 0805 | ERJ-6ENF1203V | Panasonic |


| 52 | 1 | R8 | RES, $3.24 \mathrm{k} \Omega, 1 \%, 1 / 8 \mathrm{~W}$, Thick Film, 0805 | ERJ-6ENF3241V | Panasonic |
| :---: | :---: | :---: | :--- | :---: | :---: |
| 53 | 3 | R9 R14 R35 | RES, $10 \mathrm{k} \Omega, 1 \%, 1 / 8 \mathrm{~W}$, Thick Film, 0805 | ERJ-6ENF1002V | Panasonic |
| 54 | 1 | T1 | PQ20-16, Vertical, 14 pins, DER- <br> $871 \_26 W \_A 1 ~$ | Der871_26W_A1 | Power Integrations |
| 55 | 1 | U1 | InnoMux Master | IMX1111J | Power Integrations |
| 56 | 1 | U2 | InnoSwitch3-MX | INN3465C | Power Integrations |
| 57 | 1 | VDR | $275 \mathrm{VAC}, 45 \mathrm{~J}, 10 \mathrm{~mm}$, Radial | V275LA10P | Littlefuse |
| 58 | 1 | VR1 | $180 \mathrm{~V}, 3 \mathrm{~W}, \mathrm{TVS}$, SMB | 1SMB5955B | ON Semi |
| 59 | 1 | C25 | $1000 \mu \mathrm{~F}, 6.3 \mathrm{~V}$, Polymer | RL80J102MDN1KX | Nichicon |
| 60 | 1 | C45 | $4.7 \mathrm{nF}, 50 \mathrm{~V}$, Ceramic, X7R, 1206 | CC1206KRX7R9BB472 | Yageo |

## 5 PCB Assembly



Figure 3 - PCB, Top View.


Figure 4 - PCB, Bottom View.

## 6 Circuit Description

### 6.1 Input Rectifier and EMI Filter

A two-stage EMI filter is used: C17/L1 - for the lower frequency range and L4/C41 for the high frequency range. Mainly common mode noise is suppressed by the input EMI filter, but some degree of differential noise attenuation is also achieved. These measures along with the Y capacitor C 6 and the screen windings in the transformer keep the conducted emissions below the specification limits.

The bulk storage capacitor C3 provides DC voltage smoothing after the bridge rectifier BR1. VDR1 provides protection against differential voltage surges. Resistor R12 (NTC) limits the inrush current on power up. Fuse F1 protects the PSU from drawing excessive current from the mains.

### 6.2 Primary-Side

### 6.2.1 Primary Switch Arrangements

The transformer primary is connected between the input DC bus (VIN_DC+) and the drain D of the integrated primary switch of InnoSwitch3-MX (U2 pin 24). Primary current loop closes to the negative terminal of C3 via the S pin (tab) of U2 (pin 16). A Zener type primary clamp (R1, VR1, D9) is used to limit the peak drain voltage of the integrated primary switch, due to the effects of transformer leakage inductance and output trace inductance.

### 6.2.2 Primary-Side Controller Power Source and OVP Protection

The primary-side controller is part of the InnoSwitch3-MX (U2). It is self-starting, using an internal high-voltage current source to charge the BPP capacitor C2, when AC voltage is first applied to the converter input. During normal operation (steady-state) the primaryside of the controller is powered from an auxiliary winding on the main transformer. The voltage across this winding is rectified and filtered using diode D1 and capacitor C1, and then connected to the BPP pin via a current limiting resistor R14.

### 6.2.3 Primary-Side OVP, Brown-In and Brown-Out Protection

A crude primary-side output overvoltage protection (OVP) is implemented by Zener diode D8 and the series resistor R37. In the event of an uncontrolled overvoltage at the output, the increased voltage at the bias winding causes the Zener diode D8 to break into conduction, increasing the current into the BPP pin. If this current exceeds a predetermined value IsD $=8.9 \mathrm{~mA}$, the OVP protection is triggered and the controlled implements a latch-off shut down.

Resistor R16 and R11 provide line voltage sensing to facilitate controlled brown-in/out transients. The thresholds for these transients are set to approximately 75 VAC and 65 VAC respectively. At approximately 320 VAC, the current through these resistors exceeds the input over overvoltage threshold, which results in the disabling of U2.

### 6.2.4 Primary Peak Current Limit

The value of capacitor C 2 is used to set the maximum primary current to STANDARD or to INCREASED level. In this case $0.47 \mu \mathrm{~F}$ capacitance sets the primary-side controller peak current limit to its STANDARD level of 1.15 A .

### 6.3 Secondary-Side

The secondary-side of the InnoSwitch3-MX (U2) is powered from the 5 V BP rail generated internally in the InnoMux controller (U1 pin 19). Capacitor C7 is a local decoupling capacitor.

### 6.3.1 Primary to Secondary-Side Communication

The secondary-side of the InnoSwitch3-MX (U2) sends a request to the primary-side controller to initiate a switching cycle, by sending a pulse via the internal FluxLink, a galvanically isolated communication channel. This occurs when the InnoMux (U1) raises the REQ pin (U2 pin 1) above certain level.

### 6.3.2 Synchronous Rectifier (SR) FET Control

The SR FET (Q1) is gated on at the beginning of each flyback interval. In discontinuous current mode (DCM), the SR FET (Q1) is turned off when the voltage drop across its enhanced channel falls below certain threshold $\left(\mathrm{V}_{\mathrm{SR}(\mathrm{TH})}\right)$. In continuous conduction mode (CCM), the SR FET (Q1) is turned off just prior to the secondary-side controller requesting a new switching cycle from the primary. This ensures that the primary switch and the SR FET are not turned on in the same time. The timing described above is synchronized by the waveform on the FW pin (9) of the secondary controller. The SR FET gate drive signal (U2 pin 7) has an amplitude of 5 V . Consequently, a logic level MOSFET must be used as a SR.

### 6.3.3 InnoSwitch3-MX to InnoMux Communication

Communication between the InnoSwitch3-MX secondary and the InnoMux controller (U1) is implemented through the following communication lines:

REQ (request) - this is an analog multi-level i/o line with the following thresholds:

- $\quad<0.3 \mathrm{~V}$ - InnoMux is in reset
- $0.3 \mathrm{~V}-0.61 \mathrm{~V}-$ InnoMux is in idle ring measurement window mode
- $0.61 \mathrm{~V}-1.22 \mathrm{~V}-$ no pulse requested, but InnoMux has control
- $1.22 \mathrm{~V}-2.44 \mathrm{~V}$ - pulse requested
- $\quad>2.44 \mathrm{~V}$ - error, output over-voltage. Primary will be latched off.

ACK (acknowledge) - On recognition of request for switching cycle from the InnoMux controller, the InnoSwitch3-MX secondary control circuit sends an acknowledge pulse back to the InnoMux controller. This is a digital i/o line.

The SR pin of the InnoSwitch3-MX drives the SR FET gate. It is also connected to the InnoMux SR pin. This communication line is used to informs InnoMux when the transformer is delivering energy to the secondary-side of the converter.

FWC (forward) - this is an indication of the total secondary discharge time. This is a digital signal from InnoSwitch3-MX to InnoMux. Similar to the SR signal, this signal indicates the flyback time more completely, as the SR may be turned off early.

### 6.3.4 InnoMux Power Supply

During start-up the InnoMux controller is powered from +V_LED via R47. There is a local decoupling capacitor C36 connected close to the VLED pin of U2. R47 and C36 are optional and provide additional ESD protection. An internal regulator reduces the +V_LED voltage to 5 V and outputs it to the BP bus (U1 pin 19). The InnoSwitch3-MX secondary-side circuitry is also powered from the BP rail. Capacitor C11 provides local decoupling for U1.

In steady-state the voltage on VCV2 (U1 pin 25) exceeds VCV2min ( 5.8 V to 8.0 V ). The internal BP regulator input is switched from VLED to VCV2 pin to reduce power dissipation in the regulator. Resistor R49 and C30 are optional. They provide local decoupling as well as ESD protection.

### 6.3.5 Selection MOSFETs Drive

The gate drive amplitude for the selection MOSFETs Q2 and Q4 is approximately equal to the voltage on the BP rail ( 5 V ). Consequently, logic level MOSFETs are used. Capacitors C4 and C33 are charged up to the level of the BP rail ( 5 V ) from the DR1 and the DR2 pins respectively to GND. When a selection MOSFET needs to be gated on the corresponding capacitor, (C4 or C33) is referenced to the output rail (VCV1 or VCV2) through the CRD1 and CRD2 pins respectively.

The secondary control circuit in InnoSwitch3-MX needs access to the idle ring waveform in order to calculate the its timing and facilitate valley switching. Such access is ensured through the FW pin by keeping Q2 on after the secondary conduction time has expired.

### 6.3.6 Output Control

Output rectification for the CV1 output is provided by the SR FET (Q1) and the CV1 selection MOSFET (Q2). A $\Pi$ - type LC filter (C10, C25, C26, C28, C44 and L2) ensures low output ripple voltage. The first stage filter capacitors C10, C25 have low ESR to minimize the switching noise. Capacitor C26 and C44 are Al-electrolytic type. Small multilayer ceramic (MLC) capacitor C28 is connected across the CV1 output terminals and provide low impedance bypass for any high frequency noise components. Output rectification for the CV2 output is provided by the SR FET (Q1), the CV2 selection MOSFET (Q4) and CV2 diode (D5). The filtering arrangement is similar to that of the CV1 output. It includes C13, C35, C49, C34 and L3.

Output rectification for the LED output is provided by SR FET (Q1) and diode (D3). A simple capacitive filter C14, C15 is used to provide energy storage and filtering at the LED output.

The RC snubber network R13, R53 and C9 damps high-frequency ringing across the rectifier diode D3 due to the transformer leakage inductance and the secondary's trace inductance oscillating with the diode capacitance.

Zener diode D4 is used as a voltage clamp for the transformer CV1 winding while the primary MOSFET is ON and Q1, Q2 and Q4 are turned off, and D5, D3 are reverse biased. In this condition, the secondary windings are floating with respect to GND. Without D4, the voltage on Q2 drain could be too high due to transformer winding capacitance interactions.

When the selection MOSFET (Q2) and the SR FET (Q1) are turned on, the transformer secondary windings are designed such that the voltage on the anode of D3 or D5 is below the lowest working LED string voltage and 12 V respectively. Therefore, D3 and D5 will remain reverse biased and all the transformer energy is directed to the CV1 output via Q1.

When the Selection MOSFET (Q2) is turned off and the Selection MOSFET (Q4) and SR FET (Q1) is turned on, the voltage on the anode of D3 is below the lowest working LED string voltage, keeping the diode reverse biased. In this condition the entire transformer energy is directed to the 12 V output.

When the Selection MOSFETs (Q2 and Q4) are turned off, and the SR FET (Q2) is turned on, the voltage on the anode of D3 rises until it is forward biased. In this condition, all the transformer energy is directed to the LED output.

The set point for the CV1 output +V_CV1 is determined by the potential divider R35, R10, which provide a feedback signal to the FB1 pin of InnoMux. Resistor R9 and C27 are loop compensation components. Similarly, the set point for the CV2 output +V_CV2 is determined by the potential divider R41, R42 which provide a feedback signal to the FB2 pin of InnoMux. R44 and C39 are loop compensation components.
+V_LED output overvoltage limit is set by R7 and R8 to FB3 (U1 pin 26). In this design it has been set to 55.7 V . Note that the actual +V_LED voltage is not set by these resistors and it varies depending on the LED stack voltage and the voltage across the LED drivers ICC1-4.

### 6.3.7 LED Current Control and Dimming

The maximum current for each LED driver is the same - 100 mA . It is set by the resistor value R3. The application is configured for analogue dimming. The maximum current
through the LED stack is $400 \mathrm{~mA}(4 \times 100 \mathrm{~mA})$. It is achieved at full scale ADIM voltage of 1.5 V .

Other dimming options are available, such as PWM, Sequenced PWM and combinations of Analog and PWM. For details, please see latest data sheet for InnoMux on the Power Integrations website.

### 6.3.8 Output Power Limiting

A power limit is implemented individually for each output using the PLIM1 and PLIM2 pins (U1 pins 15 and 16). The power delivered to any of the main outputs is restricted by limiting the maximum average frequency at which an output can receive charge pulses. The frequency limit is set by a passive network connected to the PLIM pins. Namely, resistor R4 connected to pin PLIM1 sets the frequency limit for output CV1; capacitors C45 and C46 set the frequency limit for CV2; and R40 connected to pin PLIM2 sets the frequency limit for the LED output. If the frequency is exceeded for a predetermined time interval, the InnoMux controller will execute auto-restart.

### 6.3.9 Standby Mode

If the STDBY input is held at 0 V the PSU enters "Standby Mode". The LED current is disabled and the LED driver circuit is powered down, reducing the controller own power consumption. Full rated power is still available at the CV1 and the CV2 outputs. The +V _LED output is maintained at a level of at least 15 V . The STDBY input is a logic level type. If it is pulled up to above 3.3 V ( 5 Vmax ), the LED current will be enabled.

### 6.3.10 Start-Up Sequence

| Channel 1 | Channel 2 | Channel 3 | Channel 4 | Channel 5 | Channel 6 | Channel 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pri Switch <br> $V_{\text {DS }}[\mathrm{V}]$ | $\mathrm{V}_{\mathrm{CV1}}[\mathrm{~V}]$ | $\mathrm{V}_{\text {LED }}[\mathrm{V}]$ | $\mathrm{V}_{\mathrm{BP}}[\mathrm{V}]$ | U1/2 <br> REQ pin $[\mathrm{V}]$ | $\mathrm{U} 1 / 2$ ACK pin | LED Output <br> Current [A] |



Figure 5 - First 10 ms of Start-Up.

1. Secondary-side controllers are powered-down (asleep). The primary-side controller operates open-loop at a fixed frequency about 25 kHz . The peak current is set to approximately $75 \%$ of its maximum level. If the secondary-side does not wake up and respond, the primary-side will:
a. time out and shut down, or
b. the primary-side bias voltage will rise high enough to trigger a bias OVP shutdown.
2. The LED output is the only output to rise significantly during interval 1. It provides power to InnoMux (U1) internal voltage regulator (BP regulator), which generates the internal supply bus BP ( +5 V ). Note that the BP rail is common for both U 1 and U2. Eventually the internal voltage regulator establishes 5 V at the BP pin. U1 and U2 secondary-side controllers then initialize. U1 sends a request signal to the secondary controller. (U1 pin 14 (REQ) is raised to $\sim 1.7 \mathrm{~V}$ )
3. When the InnoSwitch3-MX (U2) secondary-side controller recognizes the request signal from $U 1$, it sends a request pulse to the primary-side of $U 2$ and an acknowledge pulse to U1 (ACK pin U2 pin 4). U1 recognizes the ACK signal and de-asserts the REQ signal - 'No Pulse Request' level ( $\sim 0.9 \mathrm{~V}$ ). IC U1 then sets the state of Q2 and Q4 to direct the requested flyback pulse to the appropriate output.
4. CV1, CV2, and LED output voltages can be seen to rise simultaneously (Figure 6). At some time during interval 4, the CV2 will reach a sufficient level to power the internal BP regulator via the VCV2 pin (U1 pin 25). The input of the BP regulator then switches automatically to the VCV2 pin, thus reducing the power dissipation in the BP regulator.


Figure 6 - Complete Start-Up Cycle Over Approximately 230 ms.
5. The LED current is enabled. Its level depends on the dimming configuration and the signal on the dimming input(s) (ADIM, PWM). The LED current is controlled by the internal LED drivers ICC1 to ICC4 (U1 pins 1, 2, 4 and 5), which in this case are connected in parallel. To reduce its own dissipation the InnoMux controller (U1) maintains $\mathrm{V}_{\text {LED }}$ at a level with some minimum headroom of above the LED stack voltage. This keeps the voltage at the ICC pins to a minimum.

## 7 DER-871 Connection Diagram

The connection diagram on Figure 7 below shows an analogue dimming configuration. For other dimming configurations, please refer to the product datasheets.


Figure 7 - Connection Diagram

## 8 PCB Layout

The converter PCB layout is illustrated on Figure 8, Figure 9 and Figure 10 below. PCB copper thickness is 2 oz ( 2.8 mils / $70 \mu \mathrm{~m}$ ) was used for the PCB. To minimize crosstalk between the outputs of the converter, it is essential to minimize the length of the connection between the negative terminals of $\mathrm{C} 10, \mathrm{C} 25, \mathrm{C} 13, \mathrm{C} 14$ and C 15 to the source of the SR MOSFET (Q1). The three AC current paths for all outputs to the source of Q1 should be kept separate.

Ideally, the connection between the GND pins of U1 and U2 should not be shared with any AC ripple current in the output filter stages. This is important for achieving accurate synchronous rectification.

The primary switch in InnoSwitch3-MX IC (U2) is cooled through the SOURCE pin (the paddle) of the IC. Care should be taken that the thermal impedance between the paddle and the cooling copper of the PCB is kept to a minimum. For best results the cooling copper pour should flair out as rapidly as possible away from the solder joint (Figure 8).


Figure 8 - Printed Circuit Layout.


Figure 9 - Printed Circuit Layout, Bottom.


Figure $1 \mathbf{1 0}$ - Printed Circuit Layout, Top.

## 9 Transformer (T1) Specification

### 9.1 Core Information

Core PQ20/16, Ferroxcube Part No. PQ20/16-3C95


Dimensions in mm.
Fig. 1 PQ20/16 core set.
Figure 11 - PQ20/16 Core - Geometry.

| SYMBOL | PARAMETER | VALUE | UNIT |
| :--- | :--- | :--- | :--- |
| $\Sigma(\mathrm{I} / \mathrm{A})$ | core factor (C1) | 0.607 | $\mathrm{~mm}^{-1}$ |
| $\mathrm{~V}_{e}$ | effective volume | 2330 | $\mathrm{~mm}^{3}$ |
| $\mathrm{I}_{e}$ | effective length | 37.6 | $\mathrm{~mm}^{2}$ |
| $\mathrm{~A}_{e}$ | effective area | 61.9 | $\mathrm{~mm}^{2}$ |
| $\mathrm{~A}_{\min }$ | minimum area | 59.1 | $\mathrm{~mm}^{2}$ |
| m | mass of set | $=13$ | g |

Table 1 - Core Characteristics.

| GRADE | $\mathbf{A}_{\mathbf{L}}$ <br> $\mathbf{( \mathbf { n H } )}$ | $\mu_{\mathbf{e}}$ | AIR GAP <br> $(\mu \mathrm{m})$ | TYPE NUMBER |
| :---: | :---: | :---: | :---: | :---: |
| 3 C 95 | des | $4080 \pm 25 \%$ | $\approx 1970$ | $\approx 0$ |

Table 2 - Core Material Specification.

### 9.2 Bobbin Information

General data 14-pins PQ20/16 coil former

| PARAMETER | SPECIFICATION |
| :--- | :--- |
| Coil former material | thermoplastic polyester, glass-reinforced, flame retardant in accordance with <br> "UL 94V-0"; UL file number E41938 |
| Pin material | copper-tin alloy (CuSn), tin (Sn) plated |
| Maximum operating temperature | $180^{\circ} \mathrm{C}$, "IEC $60085^{\prime \prime}$, class H |
| Resistance to soldering heat | "IEC $60068-2-20^{\prime \prime}$, Part 2, Test Tb, method 1B, $350{ }^{\circ} \mathrm{C}, 3.5 \mathrm{~s}$ |
| Solderability | "IEC 60068-2-20", Part 2, Test Ta, method 1 |



Fig. 2 PQ20/16 coil former; 14 -pins.

Winding data and area product for 14-pins PQ20/16 coil former

| NUMBER OF <br> SECTIONS | MINIMUM <br> WINDING <br> AREA <br> $\left(\mathrm{mm}^{2}\right)$ | NOMINAL <br> WINDING <br> WIDTH <br> $(\mathrm{mm})$ | AVERAGE <br> LENGTH OF <br> TURN <br> $(\mathrm{mm})$ | AREA <br> PRODUCT <br> Ae $x$ Aw <br> $\left(\mathrm{mm}^{4}\right)$ | TYPE NUMBER |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 23.5 | 7.95 | 44.0 | 1450 | CPV-PQ20/16-1S-14P |
| 1 | 23.5 | 7.95 | 44.0 | 1450 | CPV-PQ20/16-1S-14PD |

Figure 12 - Ferroxcube PQ20/16-14 Pin Bobbin - CPV-PQ20/16-1S-14P.

### 9.3 Electrical Diagram



Figure 13 - Transformer Electrical Diagram.

### 9.4 Winding Stack Diagram



Figure 14 - Transformer Build Diagram.

### 9.5 Transformer Electrical Specification

| Parameter | Condition | Spec. |
| :---: | :--- | :--- |
| Electrical strength | 1 second, 60 Hz from pins 1-6 to 7-13. | 3000 VAC |
| Nominal Primary <br> Inductance | Measured at $1 \mathrm{~V}_{\text {PK-PK, }} 100 \mathrm{kHz}$ switching frequency, between <br> pin 5 and 6, with all other windings open. | $785 \mu \mathrm{H} \pm 3 \%$ |
| Resonant Frequency | Between pin 5 and 6, other windings open. | $1,100 \mathrm{kHz}$ (Min.) |
| Primary Leakage <br> Inductance | Between pin 5 and 6, with all secondary 7, 9, 11 and 13 shorte | $6 \mu \mathrm{H}$ (Max.) |

### 9.7 Materials List

| Item | Description | Quantities |
| :---: | :--- | :---: |
| [1] | Core: Ferroxcube Part No. PQ20/16-3C95. | 2 |
| $[\mathbf{2 ]}$ | Bobbin: CPV-PQ20/16-1S-14P. | 1 |
| $[\mathbf{3}]$ | Magnet Wire: 0.17 mm ECW Gr 2. | 510 cm |
| [4] | Magnet Wire: 0.2 mm ECW Gr 2. | 123 cm |
| [5] | Magnet Wire: 0.37 mm, Triple Insulated Wire. | 44 cm |
| $[\mathbf{6}]$ | Magnet Wire: 0.45 mm, Triple Insulated Wire. | 35.2 cm |
| [7] | Magnet Wire: 0.6 mm, Triple Insulated Wire. | 26.4 cm |
| [8] | Barrier Tape: Polyester Film, 1 mil thickness, 10 mm Wide. | 70 cm |
| [9] | Clamps: Ferroxcube CLM/P-PQ20/16. | 2 |
| $[\mathbf{1 0 ]}$ | Bus Wire: \#30 AWG. | 20 cm |
| $[\mathbf{1 1 ]}$ | Varnish: MR8008B - Varnish, Insulating, Polyurethane, Transparent/Amber <br> EMR8008B250ML Or BC-359 | 5 ml |

### 9.8 Transformer Construction

| Layer 1 <br> Primary-1 | Start at pin 6, wind 38 turns of 2 wires Item [3] in 2 layers with tight tension. Terminate at pin 4. |
| :---: | :---: |
| Insulation | Place 2 layers of tape Item [8] for insulation. |
| Layer 2 <br> Primary Bias | Start at pin 2, wind 5 turns of wire Item [4] in 1/5 layer with tight tension and terminate at pin 1. |
| Layer 2 Screen: 1 | Start at pin 3, take wire Item [4] to end of bias wind and secure with tape Item [8]. Wind 23T to fill the rest of the bobbin width. |
| Insulation | Place 2 layers of tape Item [8] for insulation. Cut end of screen wind to leave the end buried under the tape. |
| Layer 3 LED | Start at pin 7, wind 10 turns of wire Item [5] in 1 layer with tight tension, at the last turn leave $\sim 4 \mathrm{~cm}$ of wire for the termination. |
| Insulation | Place 1 layer of tape Item [8] for insulation. |
| Layer 4 CV2 | Start at pin 9, wind 4 turns of 2 wires Item [6] in 1 layer with tight tension, at the last turn leave $\sim 4 \mathrm{~cm}$ of wire for the termination. |
| Insulation | Place 1 layer of tape Item [8] for insulation. |
| Layer 5 CV1 | Start at pin 13, wind 3 turns of 2 wires Item [7] in 1 layer with tight tension, at the last turn leave $\sim 4 \mathrm{~cm}$ of wire for the termination. |
| Insulation | Place 2 layers of tape Item [8] for insulation. |
| Layer 6 Primary-2 | Start at pin 4, wind 20 turns of 2 wires Item [3] in 2 layers with tight tension. Terminate at pin 5. |
| Insulation | Place 2 layers of tape Item [8] for insulation. |
| CV1 Termination | Terminate CV1 wires to pin 11. |
| CV2 | Terminate CV2 wires to pin 13. |
| LED | Terminate LED wire to pin 9. |
| Insulation | Place 1 layer of tape [8] for insulation and to hold secondary end wires in place. |
| Finish Assembly | Gap core halves to $785 \mu \mathrm{H} \pm 3 \%$ inductance. <br> Insert cores and tape tightly together item [8]. <br> Solder TCW item [10] to pin 3, take across to core, wrap 2 turns vertically and solder to start. Cover with 1 layer of tape item [8]. <br> Label "DER871 XXX. $\mathrm{X} \mu \mathrm{H}$ " (XXX. $\mathrm{X}=$ measured primary inductance value in $\mu \mathrm{H}$ ) <br> Varnish - Item[11]. |

### 9.9 Transformer Test

The winding measured inductance of the individual windings as well as the primary leakage inductance of the transformer are shown in the table below:

|  |  | Between <br> Pins | Pins <br> Shorted |
| :---: | :---: | :---: | :---: |
| Lpri $[\mu \mathrm{H}]$ | 784.7 | $5-6$ |  |
| LCV1 $[\mu \mathrm{H}]$ | 2.25 | $11-13$ |  |
| LCV2 $[\mu \mathrm{H}]$ | 11.8 | $11-9$ |  |
| LLED $[\mu \mathrm{H}]$ | 76.24 | $11-7$ |  |
| L1Saux $[\mu \mathrm{H}]$ | 6.5 | $1-2$ |  |
| Llkg1 $[\mu \mathrm{H}]$ | 25.9 | $5-6$ | 7 and 9 |
| Llkg2 $[\mu \mathrm{H}]$ | 17.1 | $5-6$ | 7 and11 |
| Llkg3 $[\mu \mathrm{H}]$ | 10.65 | $5-6$ | 7 and 13 |

Table 3 - Winding Inductance. All measurement done in 100 kHz at $1 \mathrm{~V}_{\text {RMS }}$.

### 9.10 Winding IIlustration



| Wind 2 Primary Bias |  | Start at pin 2, bring wire across through slot between pins $1 \& 2$. Close wind 5 turns, 1 strand of wire Item [4] in 1/5th layer with tight tension. Take the wire through slot between pins 1 \& 2 and finish on pin 1. |
| :---: | :---: | :---: |
| Wind 3 Screen 1 |  | Start at pin 3, bring wire through slot between pins 2 \& 3. Place $1^{\text {st }}$ turn at the end of the Primar Bias winding. Close wind 23 turns 1 strand of wire item [4] with tight tension to fill the remaining bobbin width. |
| Insulation layer |  | Hold winding in place with $1 / 2$ turn of tape item [8] and cut wire off to form a buried free end. Add tape to make up to 2 turns. |


| Wind 4 LED |  | Start at pin 7, bring wire across through slot between pins $7 \& 8$. Close wind 11 turns, single strand Item [5] with tight tension. <br> Cut to leave 5 cm of free wire and secure it to the mandrel chuck with tape |
| :---: | :---: | :---: |
| Insulation | CV2 Wind | Secure wind in place with 1 turn of tape Item [8]. |



| Wind 6 CV1 |  | Start at pin 13 with 2 strands item [7], bring up through the slot between pins 12 \& 13 . Wind 2 turns tight wound to fill bobbin width. <br> Cut to leave 5 cm of free wire and secure it to the mandrel chuck with tape |
| :---: | :---: | :---: |
| Insulation |  | Secure wind in place with 2 turns of tape Item [8]. |



Power Integrations, Inc.
www.power.com

Insert bobbin

Power Integrations, Inc.
www.power.com

## 10 Performance

### 10.1 Full Load Efficiency vs. Line



Figure 15 - Full Power Efficiency vs. Line Voltage at Room Temperature for Three Values of the LED Stack Voltage.

### 10.2 Efficiency vs. Load

The efficiency vs. load measurements are shown below. These were obtained for all combinations of:

- All (nominal) UM line voltages;
- minimum, nominal and maximum LED stack voltage;
- LED total current of $30 \mathrm{~mA}, 230 \mathrm{~mA}$ and 420 mA ;
- CV1 output current 0, 0.5 A and $1 \mathrm{~A}(0,50 \%$ and $100 \%$ of FS);
- CV2 output current $0,210 \mathrm{~mA}$ and $420 \mathrm{~mA}(0,50 \%$ and $100 \%$ of FS$)$


Figure 16 - Efficiency vs. Load for all line and V Led variations, Room Temperature.

### 10.3 Line Regulation at Full Load



Figure 17 - Output Voltage Error vs. Line, Room Temperature.

### 10.4 Output Load Regulation

The output-voltage regulation error was measured for both CV1 and CV2 output. The current at each output was increased from $1 \%$ to $100 \%$ of its rating in 5 steps. Measurements were taken for nominal LED stack voltage for all combinations of:

- all (nominal) UM line voltages
- $0 \%$ and $100 \%$ the LED rated output current

The load regulation error for the two CV outputs is shown on Figure 18 and Figure 19 below:


Figure 18 - VCV1 Output Error vs. Percentage Load, at Room Temperature.


Figure 19 - VCV2 Output Error vs. Percentage Load, at Room Temperature.

### 10.5 Standby Input Power ( $I_{\text {LED }}=0$ A)

The converter standby power was measured for all (nominal) line voltages; with no-load on the CV2 output; with the LED output current disabled for $0 \mathrm{~mA}, 10 \mathrm{~mA}$ and 20 mA load current on the CV1 ( 5 V ) output. The results are shown in Figure 20 below.


Figure 20 - Standby Power Consumption vs. Line Voltage, Room Temperature.

### 10.6 LED Dimming

The PSU was configured for analog dimming with FS ADIM input of 1.5 V . The value of the LED current was measured as the ADIM input voltage was increased from zero to FS in 10 steps. The measurements were taken at nominal LED stack voltage ( 36 V ) and repeated for:

- all (nominal) line voltages;
- no load or full load on CV1 output;
- no load or full load on the CV1 output

The results are presented in Figure 21.


Figure 21 - Analog Dimming.

### 10.7 Load Transient Response

### 10.7.1 CV1 Step Load Transient



Figure 22 - CV1 (5 V) Output - Load Transient (Overshoot 144 mV ; Undershoot 138 mV ).

### 10.7.2 CV2 Step Load Transient



Figure 23 - CV2 (12 V) Output - Load Transient (Overshoot 120 mV ; Undershoot 100 mV ).

### 10.8 Switching Waveforms

### 10.8.1 Primary Switch Maximum Voltage

Voltages on the primary transistor drain to source on each pulse (LED, Vo2 and Vo1). Test condition is full load and maximum voltage, 375 VDC (equal to the peak of 265 VAC ). A screenshot showing the worst case (max) voltage across the primary switch is presented on Figure 24 below.


Figure 24 - Primary Switch Worst Case Peak Voltage $\left(\mathrm{V}_{\mathrm{DS}(\mathrm{PK})}=596.5 \mathrm{~V}\right)$.

### 10.8.2 Primary Switching Frequency

The primary switching frequency of the converter varies depending on line and load conditions. It was measured under full load at minimum line input of 90 VAC. The maximum switching frequency occurs at the minimum DC input ( 73.6 kHz ). Under the same condition averaged over half of the mains cycle the primary switching frequency was 70.9 kHz. Details are shown in Figure 25 and Figure 26.


Figure 25 - Max Primary Switching Frequency ( 73.6 kHz). (CH5 - Primary Switch D-S Voltage; CH6 - SR Gate Drive Signal).


Figure 26 - Average Primary Switching Frequency (70.9 kHz), (CH5 - Primary Switch D-S Voltage; CH6 - SR Gate Drive Signal).

### 10.8.3 Transformer Current Waveforms

| CH 1 | Primary Switch $\mathrm{V}_{\mathrm{DS}}$ |
| :---: | :---: |
| CH 2 | Primary Current |
| CH 3 | SR Current |
| CH 4 | ICV1 |
| CH 5 | ICV2 |
| CH 6 | ILED |

Table 4 - Scope Channel Allocation (This Section).


Figure 27 - Transformer All Winding Currents at Minimum Input Voltage.

|  |  | I PK [A] | I $_{\text {RMs }}$ [A] | I $_{\text {AVG }}$ [A] |
| :---: | :---: | :---: | :---: | :---: |
| Primary | CH2 | 1.23 | 0.50 | 0.32 |
| SR | CH3 | 19.3 | 4.10 | 2.11 |
| ICV1 | CH4 | 19.1 | 3.42 | 1.01 |
| ICV2 | CH5 | 9.92 | 1.58 | 0.41 |
| ILED | CH6 | 4.56 | 1.02 | 0.40 |

Table 5 - Figure 27 current values


Figure 28 - Transformer All Winding Currents at Minimum Input Voltage, Showing Winding RMS Current Over a Mains Half Cycle.

|  |  | $\mathbf{I}_{\text {PK }}$ [A] | $\mathbf{I}_{\text {RMS }}$ [A] | $\mathbf{I}_{\text {AVG }}$ [A] |
| :---: | :---: | :---: | :---: | :---: |
| Primary | CH2 | 1.28 | 0.47 | 0.27 |
| SR | CH3 | 19.4 | 4.09 | 2.04 |
| ICV1 | CH4 | 19.3 | 3.49 | 1.09 |
| ICV2 | CH5 | 9.89 | 1.62 | 0.41 |
| ILED | CH6 | 4.61 | 1.01 | 0.39 |

Table 6 - Figure 28 Current Values.


| Actur | 625MS/s | 2.5 kPoints , | Res | Tricer Edre | , |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CH1:Vds | CH2:Ipri | CH3:Isr | CH4:Is_cv1 | CH5:Is_cv2 | CH6-ls_led |
| $\begin{aligned} & 10: 1 \\ & 20.0 \mathrm{~V} / \mathrm{div} \\ & \mathrm{DC1M} 20 \mathrm{M} \end{aligned}$ | $\begin{aligned} & 10 \mathrm{~A}: 1 \mathrm{~V} \\ & 2.00 \mathrm{~A} / \mathrm{div} \\ & \mathrm{DC} 1 \mathrm{MR} 20 \mathrm{M} \end{aligned}$ | $\begin{aligned} & \text { 10A:1V } \\ & 10.0 \mathrm{~A} / \mathrm{div} \\ & \text { DC1MM 20M } \end{aligned}$ | $\begin{aligned} & 10 \mathrm{~A}: 1 \mathrm{~V} \\ & 20.0 \mathrm{~A} / \text { div } \\ & \text { DC1M } 20 \mathrm{M} \end{aligned}$ | $\begin{aligned} & \text { 10A:1V } \\ & 10.0 \mathrm{~A} / \mathrm{div} \\ & \text { DG1M } 20 \mathrm{M} \end{aligned}$ | $\begin{aligned} & 10 \mathrm{~A}: 1 \mathrm{~V} \\ & 5.00 \mathrm{~A} / \mathrm{div} \\ & \mathrm{DG} 1 \mathrm{M} \Omega 20 \mathrm{M} \end{aligned}$ |

Figure 29 - Transformer Currents - Detailed View.

### 10.9 Start-Up

### 10.9.1 Full Load Start-up



Line input 90 VAC, start-up delay 98 ms, start-up time 223 ms .


Line input 265 VAC, start-up delay 99 ms, start-up time 225 ms.
Figure $\mathbf{3 0}$ - Full Load Start-up.

### 10.9.2 No-Load Start-up



Line input 90 VAC, start-up delay 98 ms, start-up time 206 ms.


Line input 265 VAC, start-up delay 100 ms , start-up time 210 ms .
Figure 31 - No-load Start-up.

### 10.9.3 Start-up Under CV1 Fault Conditions

| CH1 | VCV1 |
| :---: | :---: |
| CH2 | VCV2 |
| CH3 | VLED |
| CH4 | Vin_DC |
| CH6 | LED_RET |
| CH8 | Line Current |

Table 7 - Scope Channel Allocation (This Section).

### 10.9.3.1 Start-up Under CV1 Fault Conditions

The converter was tested for start-up under two types of single fault conditions, namely:

- Short circuit to GND at one of the main outputs;
- Feedback pin on InnoMux shorted to GND (one output at a time)

In all cases, the converter protection prevented any permanent damage to its components. The peak line current did not exceed 0.5 A. The line fuse F1 remained intact. The converter went into auto restart for the duration of the fault condition. It resumed normal operation after the fault condition was removed. With the feedback signal absent controller went into auto restart before the CV1 and CV2 outputs reach regulation. With the feedback signal form the LED output missing the LED output reached its OVP level. This level is set to approximately $120 \%$ of regulation. Details of the start-up behavior under those fault conditions are shown in Figure 32 to Figure 49.



Figure 32 - Start-up With CV1 Shorted to GND. Line Input 90 V.


| nocquire 50me/div, 25MS/s, 12.5 MPoints , Norm:Hi-Res |  |  |  | Trigger Edge CH4.f 90 V, Normal |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CH1:Vcy 1 | CH2:Vcv2 | CHFsVed | CH4:Vdc | CH6:Vled_rt | CH8:lac |
| $\begin{aligned} & 10: 1 \\ & 5.00 \mathrm{~V} / \mathrm{dv} \\ & \mathrm{DCO} 1 \mathrm{M} 2 \mathrm{M} \end{aligned}$ | $\begin{aligned} & 10: 1 \\ & 20.0 \mathrm{~V} / \mathrm{divy} \\ & \mathrm{DCiMg} 1 \mathrm{M} \end{aligned}$ | $\begin{aligned} & 10: 1 \\ & 20.0 \mathrm{~V} / \mathrm{dv} \\ & \mathrm{CCiM} \mathrm{M} \end{aligned}$ | $\begin{aligned} & 100: 1 \\ & 200 \mathrm{~V} / \mathrm{dV} \\ & \mathrm{DC1M} 1 \mathrm{M} \end{aligned}$ | 10:1 <br> $20.0 \mathrm{~V} / \mathrm{div}$ <br> DC1ME 5.M | 10A:1V $5.00 \mathrm{~A} / \mathrm{dv}$ DC1MO 1M |

Figure 33 - Start-up With CV1 Shorted to GND. Line Input 265 V.



Figure 34 - Start-up With No Feedback for CV1; Line Input 90 V.



Figure 35 - Start-up With No Feedback for CV1; Line Input 265 V.

### 10.9.3.2 Start-up Under CV2 Fault Conditions



| nocuire 50me/div, 25MS/s, 12.5MPoints, Norm=Hi-Res |  |  |  | Trigger Edge CH4.f 90 V , Normal |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CH1:Vcv1 | CH2:Vcv2 | CHFsVed | CH4:Vdc | प्46:Vled_rt | CH8:lac |
| $\begin{aligned} & 10: 1 \\ & 5.00 \mathrm{~V} / \mathrm{dv} \\ & \text { DCG1M2 1M } \end{aligned}$ | $\begin{aligned} & 10: 1 \\ & 20.0 \mathrm{~V} / \mathrm{divy} \\ & \mathrm{DCiMS} 1 \mathrm{M} \end{aligned}$ | $\begin{aligned} & 10: 1 \\ & 20.0 \mathrm{~V} / \mathrm{dv} \\ & \text { DCiM2 } 1 \mathrm{M} \end{aligned}$ | $\begin{aligned} & 100: 1 \\ & 200 \mathrm{~V} / \mathrm{dV} \\ & \mathrm{DC1Mg} 1 \mathrm{M} \end{aligned}$ | $\begin{aligned} & 10: 1 \\ & 20.0 \mathrm{~V} / \mathrm{div} \\ & \mathrm{DCi} \mathrm{Mg} \end{aligned}$ | 10A:1V $5.00 \mathrm{~A} / \mathrm{dv}$ DC1MO 1M |

Figure 36 - Start-up With CV2 Shorted to GND. Line Input 90 V.


| moxure 50me/div, 25M3/s, 12.5MPoints, Norm:Hi-Rees |  |  |  | Trigger Edge CH4.f 90 V, Normal |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CH1:Vov1 | CH2:Vcv2 | CHFsVed | CH4:Vdc | CH6:Vled_rt | CH8:lac |
| $\begin{aligned} & 10: 1 \\ & 5.00 \mathrm{~V} / \mathrm{dv} \\ & \mathrm{DC} 1 \mathrm{M} 2 \mathrm{M} \end{aligned}$ | $\begin{aligned} & 10: 1 \\ & 20.0 \mathrm{~V} / \mathrm{div} \\ & \mathrm{DC1} \mathrm{MQ} 1 \mathrm{M} \end{aligned}$ | $\begin{aligned} & 10: 1 \\ & 20.0 \mathrm{~V} / \mathrm{dv} \\ & \text { OC1M2 } \mathrm{M} \end{aligned}$ | 100:1 <br> $200 \mathrm{~V} / \mathrm{dv}$ <br> DC1M8 1M | 10:1 <br> $20.0 \mathrm{~V} / \mathrm{div}$ <br> DG1M2 5M | $\begin{aligned} & 10 \mathrm{~A}: 1 \mathrm{~V} \\ & 5.00 \mathrm{~A} / \mathrm{dv} \\ & \mathrm{DC1} \mathrm{MB} \mathrm{M} \end{aligned}$ |

Figure 37 - Start-up With CV2 Shorted to GND. Line Input 265 V.


| nocqure 50me/div, 25M3/s, 12.5MPoints, Norm:Hi-Rees |  |  |  | Trigger Edge CH4f 90 V, Normal |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CH1:Vay | CH2:Vcv2 | CHFs:Ved | CH4:Vdc | CH6:Vled_rt | CH8:lac |
| $\begin{aligned} & 10: 1 \\ & 5.00 \mathrm{~V} / \mathrm{dv} \\ & \mathrm{DC} 1 \mathrm{M} 2 \mathrm{M} \end{aligned}$ | $\begin{aligned} & 10: 1 \\ & 20.0 \mathrm{~V} / \mathrm{divy} \\ & \mathrm{DCl} \mathrm{ME} 1 \mathrm{M} \end{aligned}$ | $\begin{aligned} & 10: 1 \\ & 20.0 \mathrm{~V} / \mathrm{dv} \\ & \text { CCiMg 1M } \end{aligned}$ | $\begin{aligned} & 100: 1 \\ & 200 \mathrm{~V} / \mathrm{dV} \\ & \mathrm{DC1M} 1 \mathrm{M} \end{aligned}$ | 10:1 <br> $20.0 \mathrm{~V} / \mathrm{div}$ <br> DC1MO 5.M | $\begin{aligned} & 10 \mathrm{~A}: 1 \mathrm{~V} \\ & 5.00 \mathrm{~A} / \mathrm{dV} \\ & 0 \mathrm{C} 1 \mathrm{M} .1 \mathrm{M} \end{aligned}$ |

Figure 38 - Start-up With No Feedback for CV2; Line Input 90 V.


| nocquire 50me/div, 25M3/s, 12.5MPoints, Norm:Hi-Rees |  |  |  | Trigger Edge CH4.f 90 V , Normal |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CH1:Vcv1 | CH2:Vcv2 | CHF:Vled | CH4:Vdc | CH6:Vled_rt | CH8:lac |
| $\begin{aligned} & 10: 1 \\ & 5.00 \mathrm{~V} / \mathrm{dv} \\ & \mathrm{DC} 1 \mathrm{M} 2 \mathrm{M} \end{aligned}$ | $\begin{aligned} & 10: 1 \\ & 20.0 \mathrm{~V} / \mathrm{divy} \\ & \mathrm{DC1} \mathrm{ME} 1 \mathrm{M} \end{aligned}$ | $\begin{aligned} & 10: 1 \\ & 20.0 \mathrm{~V} / \mathrm{dv} \\ & \text { OCiM2 1M } \end{aligned}$ | $\begin{aligned} & 100: 1 \\ & 200 \mathrm{~V} / \mathrm{dV} \\ & \mathrm{DC1M} 1 \mathrm{M} \end{aligned}$ | 10:1 <br> $20.0 \mathrm{~V} / \mathrm{div}$ <br> DG1M2 5M | $\begin{aligned} & 10 \mathrm{~A}: 1 \mathrm{~V} \\ & 5.00 \mathrm{~A} / \mathrm{dv} \\ & \mathrm{DC1} \mathrm{MS} \mathrm{AM} \end{aligned}$ |

Figure 39 - Start-up With No Feedback for CV2; Line Input 265 V.

### 10.9.3.3 Start-up Under LED Fault Conditions



| nocuire 50me/div, 25MS/s, 12.5MPoints, Norm=Hi-Res |  |  |  | Trigger Edge CH4.f 90 V , Normal |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CH1:Vcv1 | CH2:Vcv2 | CHFsVed | CH4:Vdc | प्46:Vled_rt | CH8:lac |
| $\begin{aligned} & 10: 1 \\ & 5.00 \mathrm{~V} / \mathrm{dv} \\ & \text { DCG1M2 1M } \end{aligned}$ | $\begin{aligned} & 10: 1 \\ & 20.0 \mathrm{~V} / \mathrm{divy} \\ & \mathrm{DCiMS} 1 \mathrm{M} \end{aligned}$ | $\begin{aligned} & 10: 1 \\ & 20.0 \mathrm{~V} / \mathrm{dv} \\ & \text { DCiM2 } 1 \mathrm{M} \end{aligned}$ | $\begin{aligned} & 100: 1 \\ & 200 \mathrm{~V} / \mathrm{dV} \\ & \mathrm{DC1Mg} 1 \mathrm{M} \end{aligned}$ | $\begin{aligned} & 10: 1 \\ & 20.0 \mathrm{~V} / \mathrm{div} \\ & \mathrm{DCi} \mathrm{Mg} \end{aligned}$ | 10A:1V $5.00 \mathrm{~A} / \mathrm{dv}$ DC1MO 1M |

Figure 40 - Start-up With LED Output Shorted to GND. Line Input 90 V.


| nocquire 50me/div, 25MS/s, 12.5 MPoints , Norm:Hi-Res |  |  |  | Trigger Edge CH4.f 90 V , Normal |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CH1:Vcr1 | CH2:Vcv2 | CHF:Vled | CH4:Vdc | CH6:Vled_rt | CH8: lac |
| $\begin{aligned} & 10: 1 \\ & 5.00 \mathrm{~V} / \mathrm{dv} \\ & \mathrm{DC} 1 \mathrm{M} 2 \mathrm{M} \end{aligned}$ | $\begin{aligned} & 10: 1 \\ & 20.0 \mathrm{~V} / \mathrm{divy} \\ & \mathrm{DCimg} 1 \mathrm{M} \end{aligned}$ | $\begin{aligned} & 10: 1 \\ & 20.0 \mathrm{~V} / \mathrm{dv} \\ & \mathrm{CC} 1 \mathrm{M} 2 \mathrm{M} \end{aligned}$ | $\begin{aligned} & 100: 1 \\ & 200 \mathrm{~V} / \mathrm{dN} \\ & \mathrm{DC1M} 1 \mathrm{M} \end{aligned}$ | 10:1 <br> $20.0 \mathrm{~V} / \mathrm{div}$ <br> DC1M2 5M | $\begin{aligned} & 10 \mathrm{~A}: 1 \mathrm{~V} \\ & 5.00 \mathrm{~A} / \mathrm{dv} \\ & \mathrm{DC1} \mathrm{MS} \mathrm{M} \end{aligned}$ |

Figure 41 - Start-up With LED Output Shorted to GND. Line Input 265 V.



Figure 42 - Start-up With No Feedback From LED Output. Line Input 90 V.


| moxure 50me/div, 25M3/s, 12.5MPoints, Norm:Hi-Rees |  |  |  | Trigger Edge CH4.f 90 V, Normal |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CH1:Vov1 | CH2:Vcv2 | CHFsVed | CH4:Vdc | CH6:Vled_rt | CH8:lac |
| $\begin{aligned} & 10: 1 \\ & 5.00 \mathrm{~V} / \mathrm{dv} \\ & \mathrm{DC} 1 \mathrm{M} 2 \mathrm{M} \end{aligned}$ | $\begin{aligned} & 10: 1 \\ & 20.0 \mathrm{~V} / \mathrm{div} \\ & \mathrm{DC1} \mathrm{MQ} 1 \mathrm{M} \end{aligned}$ | $\begin{aligned} & 10: 1 \\ & 20.0 \mathrm{~V} / \mathrm{dv} \\ & \text { OC1M2 } \mathrm{M} \end{aligned}$ | 100:1 <br> $200 \mathrm{~V} / \mathrm{dv}$ <br> DC1M8 1M | 10:1 <br> $20.0 \mathrm{~V} / \mathrm{div}$ <br> DG1M2 5M | $\begin{aligned} & 10 \mathrm{~A}: 1 \mathrm{~V} \\ & 5.00 \mathrm{~A} / \mathrm{dv} \\ & \mathrm{DC1} \mathrm{MB} \mathrm{M} \end{aligned}$ |

Figure 43 - Start-up With No Feedback From LED Output. Line Input 265 V.

### 10.10 Devices Peak Voltages

### 10.10.1 SR Worst Case D-S Voltage



Figure 44 - SR (Q1) D-S Voltage Under Full Load at 375 VDC.

Maximum D-S voltage across the SR FET is 37.1 V .

### 10.10.2 CV1 Selection FET Maximum Voltage



Acquire 20us/div, 625MS/s, 125kPoints, Norm:Hi-Res CH1:SFet1_S CH2:SFet1_D 10:1 10:1 $5.00 \mathrm{~V} / \mathrm{div} \quad 5.00 \mathrm{~V} / \mathrm{div}$ DC1M 20 M DC1M 220 M

Trigger Edge CH6£ 2.35 V, Auto

| CH5:Vds_Pri | CH6:Vgs_SR |
| :---: | :---: |
| $\begin{aligned} & 100: 1 \\ & 500 \text { V/div } \\ & \mathrm{DC} 1 \mathrm{M} \Omega \text { Full } \end{aligned}$ | 10:1 <br> $5.00 \mathrm{~V} / \mathrm{div}$ <br> DC1MR 20M |
| M1:MATH |  |
| $\begin{aligned} & \mathrm{CH} 2-\mathrm{CH} 1 \\ & 2.000 \mathrm{~V} / \mathrm{div} \end{aligned}$ |  |

Figure 45 - CV1 Selection FET (Q2) D-S Voltage Under Full Load at 375 VDC.

The maximum D-S voltage across the selection FET of CV1 is 5.62 V .

### 10.10.3 CV2 Selection FET D-S Voltage



Acquire 20us/div, 625MS/s, 125kPoints, Norm:Hi-Res CH1:SFet2_S CH2:SFet2_D 10:1 10:1 $5.00 \mathrm{~V} / \mathrm{div} \quad 5.00 \mathrm{~V} / \mathrm{div}$ DC1M 220 M DC1M $\Omega 20 \mathrm{M}$

Trigger Edge CH6F 2.35 V, Auto

| CH5:Vds_Pri | CH6:Vgs_SR |
| :--- | :--- |
| $100: 1$ | $10: 1$ |
| $500 \mathrm{~V} /$ div | $5.00 \mathrm{~V} /$ div |
| DC1MS Full | DC1M 20 M |
|  |  |
| M1:MATH |  |
| CH2-CH1 |  |
| $2.000 \mathrm{~V} /$ div |  |

Figure 46 - CV2 Selection FET Under Full Load at 375 VDC Line Voltage.

The maximum D-S voltage across the CV2 selection FET (Q4) is 9.02 V .

### 10.10.4 CV2 Blocking Diode Peak Reverse Voltage



Acquire 20us/div, 625MS/s, 125kPoints, Norm:Hi-Res CH1:CV2R_A CH2:CV2R_K 10:1 $50.0 \mathrm{~V} / \mathrm{div}$ $50.0 \mathrm{~V} / \mathrm{div}$ DC1M 2 20M DC1M 220 M

Trigger Edge CH6£ 2.35 V, Auto

| CH5:Vds_Pri | CH6:Vgs_SR |
| :---: | :---: |
| $\begin{aligned} & 100: 1 \\ & 500 \text { V/div } \\ & \text { DC1M Full } \end{aligned}$ | 10:1 <br> $5.00 \mathrm{~V} / \mathrm{div}$ <br> DC1M8 20M |
| M1:MATH |  |
| $\begin{aligned} & \mathrm{CH} 2-\mathrm{CH} 1 \\ & 20.00 \mathrm{~V} / \mathrm{div} \end{aligned}$ |  |

Figure 47 - CV2 Diode Reverse Voltage Under Full Load at 375 VDC.

The worst-case peak reverse voltage across CV2 blocking diode (D5) is 44.8 V .

### 10.10.5 LED Rectifier Diode Reverse Voltage under Full Load at 375 VDC



Figure 48 - Voltage on LED Diode Under Full Load at 375 VDC.
The worst-case peak reverse voltage across the LED rectifier diode (D3) is 167 V .

### 10.11 Brown - Out and Brown - In

The Brown In and Brown Out results were measured at fill load on all outputs. The results are shown in the table below. Screenshots illustrating the tests are shown in Figure 49.

| Brown Out Threshold | Brown In Threshold |
| :---: | :---: |
| $\left[\mathrm{V}_{\text {RMS }}\right]$ | $\left[\mathrm{V}_{\text {RMS }}\right]$ |
| 77 | 78.2 |

Table 8 - Brown-In and Brown-Out Thresholds at Full power.


Figure 49 - Brown-Out Response at Full Power.


Figure 50 - Brown-In Response at Full Power.

### 10.12 Output Protections

### 10.12.1 CV1 Power Limit

The CV1 power limit was tested at line voltage 90 V and 265 V , with LED stack voltages $33 \mathrm{~V}, 37 \mathrm{~V}$ and 40 V . The test results are presented in Table 9. The worst case output current thresholds measured were 2.5 A and 3.3 A accordingly. These tests are illustrated in Figure 51 and Figure 52 below.

| Vin | In |  |  | C |  |  |  |  | D | I_LED | d |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| [ $\mathrm{V}_{\text {RMS }}$ ] | [mArms] | W] | [ $\mathrm{V}_{\mathrm{DC}}$ ] | [ADC] | [W] | [ $\mathrm{V}_{\mathrm{DC}}$ ] | [ADC] | [W] | [ $\mathrm{V}_{\mathrm{Dc}}$ ] | [mAdc] | [W] | V] |
| 90 | 698.2 | 37.6 | 4.87 | 2.6 | 12.66 | 11.95 | 0.42 | 5.02 | 33.27 | 405.3 | 13.5 | 31.2 |
| 265 | 333.4 | 38.2 | 4.87 | 3 | 14.59 | 11.96 | 0.42 | 5.02 | 33.22 | 405.7 | 13.5 | 33.1 |
| 90 | 714.8 | 39.1 | 4.88 | 2.5 | 12.21 | 11.95 | 0.42 | 5.02 | 36.86 | 405.2 | 14.9 | 32. |
| 265 | 359.7 | 41.2 | 4.86 | 3.2 | 15.55 | 11.97 | 0.42 | 5.03 | 36.84 | 405.6 | 14.9 | 35.5 |
| 90 | 742.9 | 40.8 | 4.88 | 2.5 | 12.20 | 11.95 | 0.42 | 5.02 | 40.24 | 405.1 | 16.3 | 33.5 |
| 265 | 377.3 | 43.4 | 4.87 | 3.3 | 16.05 | 11.97 | 0.42 | 5.03 | 40.09 | 405.8 | 16.3 | 37.3 |

Table 9 - CV1 Output Power Limit.


Figure 51 - CV1 Output Power Limit Test (WC) at 90 VAC.


Figure 52 - CV1 Power Limit Test (WC) at 265 VAC.

### 10.12.2 CV2 Output Power Limit

The CV12 power limit was tested at line voltage 90 V and 265 V , with LED stack voltages $33 \mathrm{~V}, 37 \mathrm{~V}$ and 40 V . The test results are presented in the table below. The worst case output current thresholds measured were 1.13 A and 1.47 A accordingly. These tests are illustrated in Figure 53 and Figure 54 below.

| $\begin{gathered} \mathbf{V}_{\mathrm{IN}} \\ {\left[\mathrm{~V}_{\mathrm{RMS}}\right]} \end{gathered}$ | $\begin{gathered} \mathrm{I}_{\mathrm{IN}} \\ {\left[\mathrm{~m} \mathrm{~A}_{\mathrm{RMS}}\right]} \end{gathered}$ | $\begin{gathered} \text { Pin } \\ \text { [W] } \end{gathered}$ | $\begin{gathered} \hline \mathbf{V}_{\mathbf{C}} \mathbf{C V 1} \\ {\left[\mathbf{V}_{\mathrm{DC}}\right]} \end{gathered}$ | $\begin{gathered} \mathbf{I}_{[ } \mathbf{C V 1} \\ {\left[\mathbf{A}_{\mathrm{DC}}\right]} \end{gathered}$ | $\begin{aligned} & \hline \mathbf{P}_{[\mathrm{W}} \mathrm{CV} 1 \end{aligned}$ | $\begin{gathered} \hline \mathbf{V} \mathbf{C V 2} \\ {\left[\mathbf{V}_{D C}\right]} \end{gathered}$ | $\begin{gathered} \mathbf{I}_{1} \mathbf{C V 2} \\ {\left[A_{D C}\right]} \end{gathered}$ | $\begin{gathered} \hline \text { P_CV2 } \\ {[W]} \end{gathered}$ | $\begin{gathered} \hline \mathbf{V}_{-} \mathrm{LED} \\ {\left[\mathrm{~V}_{\mathrm{DC}}\right]} \end{gathered}$ | $\begin{aligned} & \text { I_LED } \\ & \text { [mADC] } \end{aligned}$ | $\begin{gathered} \hline \text { P_LED } \\ {[\mathbf{W}]} \end{gathered}$ | $\begin{aligned} & \text { Pout } \\ & \text { [W] } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 90 | 708.0 | 38.3 | 4.98 | 1 | 4.98 | 11.85 | 1.12 | 13.44 | 33.22 | 405.3 | 13.5 | 31.9 |
| 265 | 349.6 | 40.0 | 5 | 1 | 5.00 | 11.86 | 1.39 | 16.44 | 33.17 | 405.7 | 13.5 | 34.9 |
| 90 | 744.0 | 40.2 | 4.99 | 1 | 4.99 | 11.78 | 1.13 | 13.36 | 36.89 | 405.4 | 15.0 | 33.3 |
| 265 | 368.0 | 42.5 | 5 | 1 | 5.00 | 11.87 | 1.43 | 16.96 | 36.99 | 405.3 | 15.0 | 37.0 |
| 90 | 760.3 | 41.4 | 4.98 | 1 | 4.98 | 11.85 | 1.09 | 12.94 | 40.09 | 405.6 | 16.3 | 34.2 |
| 265 | 391.1 | 44.6 | 5 | 1 | 5.00 | 11.88 | 1.47 | 17.46 | 40.02 | 405.9 | 16.2 | 38.7 |

Table 10 - CV1 Output Power Limit.


Figure 53 - CV2 Output Power Limit Test (WC) at 90 VAC.


Figure 54 - CV2 Output Power Limit Test (WC) at 265 VAC.

### 10.12.3 LED Output Power Limit

The LED output power limit was tested by adding an external E-load in parallel with the LED string. Tests were carried out at line voltage 90 V and 265 V , with LED stack voltages $33 \mathrm{~V}, 37 \mathrm{~V}$ and 40 V . The test results are presented in the table below. The worst case output current thresholds measured were 0.748 A and 1.1 A accordingly. These tests are illustrated in Figure 55 and Figure 56 below.

| $\begin{gathered} \mathbf{V}_{\text {IN }} \\ {\left[\mathbf{V}_{\text {RMS }}\right]} \end{gathered}$ | $\begin{gathered} \mathrm{I}_{\mathrm{IN}} \\ {\left[\mathrm{~mA} \mathrm{~A}_{\mathrm{RMS}}\right]} \end{gathered}$ | $\begin{gathered} \text { Pin } \\ {[W]} \end{gathered}$ | $\underset{\left[\mathbf{V}_{\mathrm{DC}}\right]}{\mathbf{V}_{1} \mathbf{C V 1}}$ | $\begin{gathered} \mathbf{I}_{\text {_CV1 }} \\ {\left[\mathrm{A}_{\mathrm{DC}}\right]} \end{gathered}$ | $\begin{array}{\|c} \text { P_CV1 } \\ {[\mathbf{W}]} \end{array}$ | $\underset{\left[\mathbf{V}_{\mathrm{DC}}\right]}{\mathbf{V}_{1} \mathbf{C V 2}}$ | $\begin{gathered} \mathbf{I}_{[ } C V 2 \\ {\left[A_{D C}\right]} \end{gathered}$ | $\begin{gathered} \text { P_CV2 } \\ {[W]} \end{gathered}$ | $\underset{\left[\mathbf{V}_{\mathrm{DC}}\right]}{\text { V_LED }}$ | $\begin{aligned} & \text { P_LED } \\ & {[W]} \end{aligned}$ | LED Current Trip Point [mA] | Pout <br> [W] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 90 | 778 | 41.9 | 11.9 | 0.42 | 4.98 | 4.98 | 1 | 4.98 | 33.4 | 25.2 | 748.2 | 35.2 |
| 265 | 451 | 53.3 | 11.9 | 0.42 | 5.00 | 4.99 | 1 | 4.99 | 33.4 | 37.0 | 1103.8 | 47.0 |
| 90 | 794 | 43.1 | 11.9 | 0.42 | 4.99 | 4.99 | 1 | 4.98 | 37.2 | 26.1 | 706.5 | 36.1 |
| 265 | 452 | 53.3 | 11.9 | 0.42 | 5.01 | 5 | 1 | 5.00 | 37.1 | 37.2 | 1006.4 | 47.2 |
| 90 | 757 | 40.9 | 11.9 | 0.42 | 4.98 | 4.98 | 1 | 4.98 | 40.5 | 24.4 | 607.4 | 34.4 |
| 265 | 447 | 52.7 | 11.9 | 0.42 | 5.00 | 5 | 1 | 5.00 | 40.4 | 36.6 | 910.6 | 46.6 |

Table 11 - V_LED Output Power Limit.


Figure 55 - LED Output Power Limit (WC) at 90 V Line.


Figure 56 - LED Output Power Limit (WC) at 265 V Line.

### 10.12.4 CV1 and CV2 Output Overvoltage Protection

The overvoltage protection thresholds of the CV1 and CV2 outputs were tested at full power on all outputs. Additional charge was injected into the output filter capacitor of the output under test until the converter went into a restart. The test was carried out at line voltages 90 V and 265 V with 40 V LED stack voltage. The results are shown in the table below.

| $\begin{gathered} \mathbf{V}_{\text {IN }} \\ {\left[\mathbf{V}_{\text {RMS }}\right]} \end{gathered}$ | CV1 OVP <br> [ V Dc ] | CV2 OVP <br> [Voc] | $\begin{gathered} \mathbf{I}_{\text {_CV1 }} \mathbf{C A D C ]} \end{gathered}$ | $\underset{\text { [AdC] }}{\text { I_CV2 }}$ |
| :---: | :---: | :---: | :---: | :---: |
| 90 | 5.14 | - | 1 | 0.42 |
| 265 | 5.56 | - | 1 | 0.42 |
| 90 | - | 12.14 | 1 | 0.42 |
| 265 | - | 13.35 | 1 | 0.42 |

Table 12 - CV Outputs OVP Test.

### 10.12.5 LED Output Overvoltage Protection

The overvoltage protection thresholds of the LED output was tested at full power on all outputs. Additional charge was injected into the output filter capacitor of the LED output until the converter went into a restart. The test was carried out at line voltages 90 V and 265 V with 40 V LED stack voltage. The results are shown in the table below. Tests are further illustrated in Figure 57 and Figure 58.

| $\begin{gathered} \mathbf{V}_{\text {IN }} \\ {\left[\mathbf{V}_{\text {RMS }}\right]} \end{gathered}$ | $\underset{\left[m A_{\text {RMS }}\right]}{\mathbf{I}_{\text {IN }}}$ | $\begin{aligned} & \text { PIN } \\ & {[W]} \end{aligned}$ | $\begin{gathered} \mathbf{V}_{[ } \mathbf{C V 1} \\ {\left[\mathrm{V}_{\mathrm{DC}}\right]} \end{gathered}$ | $\begin{aligned} & \text { I_CV1 } \\ & {[\text { ADC) }} \end{aligned}$ | $\begin{gathered} \text { P_CV1 } \\ {[\mathbf{W}]} \end{gathered}$ | $\begin{gathered} \mathbf{V}_{1} \mathrm{CV} 2 \\ {\left[\mathrm{~V}_{\mathrm{DC}}\right]} \end{gathered}$ | I_CV2 <br> [ADC] | $\begin{gathered} \hline \text { V_LED } \\ \text { OVP } \\ \text { [VDC] } \end{gathered}$ | $\begin{aligned} & \text { I_LED } \\ & \text { [mA] } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 90 | 0.611 | 32.2 | 5.02 | 1 | 5.0136 | 11.82 | 0.42 | 43.67 | 411.82 |
| 265 | 0.293 | 32.4 | 5.03 | 1 | 5.0296 | 11.93 | 0.42 | 47.01 | 405.49 |

Table 13 - LED Output OVP Test.


Figure 57 - LED Output OVP at Line Voltage 90 V.


Figure 58 - LED Output OVP at Line Voltage 265 V.

### 10.13 Output Ripple Measurements

### 10.13.1 Ripple Measurement Technique

For DC output ripple measurements, a modified oscilloscope test probe were utilized in order to reduce noise pick-up. Details of the probe modification are provided in Figure 59.

The probe adapter is shown in Figure 59. It includes a coaxial cable with two parallel capacitors connected to the points of measurement. The capacitors include a $0.1 \mu \mathrm{~F} /$ 100 V ceramic type and a $10 \mu \mathrm{~F} / 50 \mathrm{~V}$ aluminum electrolytic type. The aluminum electrolytic type capacitor is polarized, so proper polarity across DC outputs must be ensured.


Figure 59 - Oscilloscope Probe Used in Ripple Measurement.

### 10.13.2 CV1 Output Ripple

### 10.13.2.1 Test Set-up

- 90 VAC - 265 VAC
- Output 5 V @ 5 W, 12 V @ 15 W and LED_40 V @ 25 W
- 20 MHz bandwidth in the scope, 100 nF ceramic capacitor and $10 \mu \mathrm{~F} @ 50 \mathrm{~V}$ electrolytic capacitor with sniffing connected to output pin


Figure 60 - VCV1 Ripple and Noise.
The worst case ripple and noise at the CV1 output of the converter was measured as 41 $\mathrm{m} V_{\text {p-p. }}$

### 10.13.3 CV2 Output Ripple

### 10.13.3.1 Test Set-up

- 90 VAC - 265 VAC
- Output 5 V @ 5 W, 12 V @ 15 W and LED_40 V @ 25 W
- 20 MHz bandwidth in the scope, 100 nF ceramic capacitor


Figure 61 - Vo2 Ripple Waveform.
The worst case ripple and noise at the CV2 output of the converter was measured as 103.2 mVp-p.

### 10.14 Conducted EMI

The EMI scans were carried out at full power, with the secondary GND connected to EARTH. Note that the negative terminals of all main outputs (CV1, CV2 and LED) are connected to the same (secondary) GND. With worst-case test results, there is still 9.2 dB minimum margin.

In all cases, the conducted emissions were more than 10 dB below the limits set by CISPR22B / EN55022B.

### 10.14.1 Line Input 115 VAC

## Voltage with 2-Line-LISN



Figure 62 - EMI Test Results at 115 V .

### 10.14.2 Line Input 230 VAC

## Voltage with 2-Line-LISN



Figure 63 - EMI Test Results at 230 V .

### 10.15 Thermal Performance

There are no heat sinks in cooling arrangements of the assembly. Copper pours are used for the cooling of the two control ICs. No forced air-cooling was deployed during test. The temperatures of the hottest components in the assembly are shown in Table 14.


Figure 64 - Line $=90$ V Full Power - Thermal Image - Top View.

| Part | U2 <br> Inno-PS | D3 <br> LED Diode | R12 <br> NTC | T1 <br> Transformer |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{T}\left[{ }^{\circ} \mathbf{C}\right]$ | 74 | 54 | 67 | 52 |
| $\boldsymbol{\Delta T}\left[{ }^{\circ} \mathbf{C}\right]$ | 52 | 32 | 45 | 30 |

Table 14 - Line $=90$ V Full Power - Component Temperatures

## 11 Revision History

| Date | Author | Revision | Description \& Changes | Reviewed |
| :---: | :---: | :---: | :---: | :---: |
| $17-\mathrm{Apr}-20$ | AL | 1.0 | Initial Release. | Apps \& Mktg |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |

## For the latest updates, visit our website: www.power.com

Reference Designs are technical proposals concerning how to use Power Integrations' gate drivers in particular applications and/or with certain power modules. These proposals are "as is" and are not subject to any qualification process. The suitability, implementation and qualification are the sole responsibility of the end user. The statements, technical information and recommendations contained herein are believed to be accurate as of the date hereof. All parameters, numbers, values and other technical data included in the technical information were calculated and determined to our best knowledge in accordance with the relevant technical norms (if any). They may base on assumptions or operational conditions that do not necessarily apply in general. We exclude any representation or warranty, express or implied, in relation to the accuracy or completeness of the statements, technical information and recommendations contained herein. No responsibility is accepted for the accuracy or sufficiency of any of the statements, technical information, recommendations or opinions communicated and any liability for any direct, indirect or consequential loss or damage suffered by any person arising therefrom is expressly disclaimed.

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

## Patent Information

The products and applications illustrated herein (including transformer construction and circuits' external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at www.power.com. Power Integrations grants its customers a license under certain patent rights as set forth at http://www.power.com/ip.htm.

Power Integrations, the Power Integrations logo, CAPZero, ChiPhy, CHY, DPA-Switch, EcoSmart, E-Shield, eSIP, eSOP, HiperPLC, HiperPFS, HiperTFS, InnoSwitch, Innovation in Power Conversion, InSOP, LinkSwitch, LinkZero, LYTSwitch, SENZero, TinySwitch, TOPSwitch, PI, PI Expert, SCALE, SCALE-1, SCALE-2, SCALE-3 and SCALE-iDriver, are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2019, Power Integrations, Inc.

## Power Integrations Worldwide Sales Support Locations

## WORLD HEADQUARTERS

5245 Hellyer Avenue
San Jose, CA 95138, USA.
Main: +1-408-414-9200
Customer Service:
Worldwide: +1-65-635-64480
Americas: +1-408-414-9621
e-mail: usasales@power.com

## CHINA (SHANGHAI)

Rm 2410, Charity Plaza, No. 88,
North Caoxi Road,
Shanghai, PRC 200030
Phone: +86-21-6354-6323
e-mail:chinasales@power.com

## CHINA (SHENZHEN)

17/F, Hivac Building, No. 2, Keji Na
Road, Nanshan District, Shenzhen, 518057
Phone: +86-755-8672-8689
e-mail: chinasales@power.com

## GERMANY (AC-DC/LED Sales)

Einsteinring 24
85609 Dornach/Aschheim Germany
Tel: +49-89-5527-39100
e-mail: eurosales@power.com

GERMANY (Gate Driver Sales)
HellwegForum 1
59469 Ense
Germany
Tel: +49-2938-64-39990
e-mail: igbt-driver.sales@ power.com

## INDIA

\#1, $14^{\text {th }}$ Main Road
Vasanthanagar
Bangalore-560052
India
Phone: +91-80-4113-8020
e-mail: indiasales@power.com

## ITALY

Via Milanese 20, $3^{\text {rd }}$. FI.
20099 Sesto San Giovanni (MI) Italy
Phone: +39-024-550-8701
e-mail: eurosales@power.com

## JAPAN

Yusen Shin-Yokohama 1-chome Bldg.
1-7-9, Shin-Yokohama, Kohoku-ku Yokohama-shi,
Kanagawa 222-0033 Japan
Phone: +81-45-471-1021
e-mail: japansales@power.com

## KOREA

RM 602, 6FL
Korea City Air Terminal B/D, 159-6
Samsung-Dong, Kangnam-Gu, Seoul, 135-728 Korea
Phone: +82-2-2016-6610
e-mail: koreasales@power.com

## SINGAPORE

51 Newton Road, \#19-01/05 Goldhill Plaza
Singapore, 308900
Phone: +65-6358-2160
e-mail: singaporesales@power.com

## TAIWAN

5F, No. 318, Nei Hu Rd., Sec. 1
Nei Hu District
Taipei 11493, Taiwan R.O.C.
Phone: +886-2-2659-4570
e-mail: taiwansales@power.com

## UK

Building 5, Suite 21
The Westbrook Centre
Milton Road
Cambridge
CB4 1YG
Phone: +44 (0) 7823-557484
e-mail: eurosales@power.com

