

# **Design Example Report**

Title	60 W Power Supply Using InnoSwitch™4- CZ PowiGaN™ INN4075C-H180 and ClampZero™ CPZ1075M
Specification	90 VAC – 265 VAC Input; 20 V / 3.0 A Output
Application	Adapter
Author	Applications Engineering Department
Document Number	DER-943
Date	March 24, 2023
Revision	1.1

#### **Summary and Features**

- InnoSwitch4-CZ active clamp flyback switcher IC with integrated high-voltage PowiGaN, synchronous rectification and FluxLink<sup>™</sup> feedback
- Zero voltage switching in both CCM and DCM operating conditions
- All the benefits of secondary-side control with the simplicity of primary-side regulation
  - Insensitive to transformer variation
- >95% full-load efficiency at 230 VAC
- >94.5% full-load efficiency at 115 VAC
- 93.9% full-load efficiency at 90 VAC, meets DOE6 and CoC v5 2016 efficiency requirement
- High power density: 28.45 W/in<sup>3</sup>
- Output overvoltage and overcurrent protection
- Integrated thermal protection
- <60 mW no-load input power at 230 VAC</li>
- Meets CISPR22 / EN55022 Class B conducted EMI

#### **PATENT INFORMATION**

The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at www.power.com. Power Integrations grants its customers a license under certain patent rights as set forth at <a href="https://www.power.com/company/intellectual-property-licensing/">https://www.power.com/company/intellectual-property-licensing/</a>.

#### **Table of Contents** Introduction......4 3 Schematic......6 4.1 4.2 InnoSwitch4-CZ IC Primary......7 InnoSwitch4-CZ IC Secondary......8 4.3 5 6 8.1 8.2 8.3 8.4 8.5 8.6 9.1 9.2 9.3 9.4 10 11 11.2.1 11.2.2 11.2.3 11.2.4 11.5 12 12.1 12.2 265 VAC, 20 V / 3 A...... 37 13 13.1 13.1.2 13.1.3



13.1.4 SR FET Drain Voltage and Load Current Waveforms	
13.2 Load Transient Waveforms	41
13.3 Steady State Waveforms	42
13.3.1 Primary Drain Voltage and Current Waveforms	42
13.3.2 ClampZero Drain Voltage and Current Waveforms	
13.3.3 SR FET Drain Voltage and Load Current Waveforms	
14 Output Ripple Measurements	
15 CVCC Performance	
16 Conducted EMI	
16.1 115 VAC Input	
16.2 230 VAC Input	
17 Line Surge	
17.1 Differential Mode Surge (L to N), 230 VAC Input	
17.2 Common Mode Surge (L to PE), 230 VAC Input	
17.3 Common Mode Surge (N to PE), 230 VAC Input	
17.4 Common Mode Surge (L, N to PE), 230 VAC Input	
18 ESD	
18.1 Air Discharge, 230 VAC Input	53
18.2 Contact Discharge, 230 VAC Input	
19 Revision History	
· · · · · · · · · · · · · · · · · ·	

#### **Important Note:**

Although this board is designed to satisfy safety isolation requirements, the engineering prototype has not been agency-approved. Therefore, all testing should be performed using an isolation transformer to provide AC input to the prototype board.

#### 1 Introduction

This engineering report describes a 60 W 20 V 3 A output power supply using InnoSwitch4-CZ INN4075C-H180 and ClampZero CPZ1075M. This design shows the high power density and efficiency that is possible due to the high level of integration of the InnoSwitch4-CZ active clamp flyback controller providing exceptional performance.

This document contains the power supply specifications, schematic diagram, bill of materials (BOM), printed circuit board (PCB) layout, transformer documentation, and performance data.



Figure 1 — Populated Circuit Board Photograph, Top.



**Figure 2** – Populated Circuit Board Photograph, Bottom.

Note: Component VR3, although present in the board photo, should not be installed.

## 2 Power Supply Specification

The table below provides the electrical specification and minimum acceptable performance of the power supply design. Actual performance is provided in the performance data section.

Description	Symbol	Min	Тур	Max	Units	Comment	
Input							
Voltage	V <sub>IN</sub>	90		265	VAC	2 Wire – no P.E.	
Frequency	f <sub>LINE</sub>	47	50/60	63	Hz		
Power	P <sub>IN</sub>		53.23		mW	Measured at 230 VAC.	
Output							
Voltage	Vout		20.0		V	< ± 2% Voltage Regulation.	
Current	Іоит		3.0		Α	3.24 A Constant Current Mode Regulation.	
Continuous Power	P <sub>OUT</sub>			60	W		
Voltage Ripple				<250	mV	Measured at PSU output terminals. (20 MHz Bandwidth)	
Efficiency							
Full Load Efficiency	η100% LOAD		95.3		%		
Average Efficiency Naverage			94.8		%	Measured at 230 VAC.	
10% Load Efficiency	<b>门</b> 10% LOAD		91.1		%		
Conducted EMI						Meets CISPR22 / EN55022B.	
Ambient Temperature	Тамв	0		40	°C	Free Convection at Sea Level.	

**Table 1 – DER-943 Power Supply Specifications.** 

# 3 Schematic




Figure 3 – Schematic.

### 4 Circuit Description

### 4.1 Input Rectifier and EMI Filtering

Input fuse F1 isolates the circuit and provides protection from component failure. Inductor L1, and L2, along with the capacitor C1 provides EMI attenuation. Bridge rectifier BR1 rectifies the AC line voltage and provides a full wave rectifier DC across the input capacitors C2, C3, and C4. Y-capacitor C20 connected between the power supply output and input helps to reduce common-mode EMI.

### 4.2 InnoSwitch4-CZ IC Primary

One end of the transformer T1 primary winding is connected to the rectified DC bus, while the other is connected to the drain pin of the PowiGaN switch inside the InnoSwitch4-CZ IC (U2).

Resistors R5 and R6 connected to the V pin provide input voltage sensing for the InnoSwitch4-CZ IC. The value of the bypass capacitor C10 was chosen based on the desired current limit of the InnoSwitch4-CZ IC. The BPP pin of the InnoSwitch4-CZ IC also supplies the ClampZero IC (U1).

The primary clamp capacitor C5 limits the peak drain voltage of the PowiGaN switch inside the InnoSwitch4-CZ IC. The energy stored in the leakage inductance of the transformer T1 is transferred to capacitor C5. Part of the magnetizing energy is also transferred to capacitor C5 depending on the capacitance value used. Zener diode VR1 acts as fail-safe to protect the InnoSwitch4-CZ IC from excessive drain voltage if there is any malfunction in the power supply.

When the FluxLink signal is received from the secondary-side, the InnoSwitch4-CZ IC generates an HSD signal to turn on the ClampZero IC device. When the ClampZero IC turns on, to achieve soft switching of the InnoSwitch4-CZ primary switch, clamp capacitor C5 starts to charge the leakage inductance of the transformer during CCM operation and both the leakage and magnetizing inductance of the transformer during DCM operation. A small delay from the high-side switch turn off is provided to achieve zero voltage switching on the primary switch. This delay is programmable by the value of resistor R2.

Capacitor C8 is used to provide local decoupling at the BP1 pin of ClampZero IC. Capacitor C6 provides the decoupling for the BP2 pin. Diode D1 and capacitor C7 forms a bootstrap circuit to provide the bias for the high-side BP2 pin. Resistor R1 limits the current flowing into the BP2 pin.

The InnoSwitch4-CZ IC is self-starting, using an internal high-voltage current source to charge the primary bypass pin capacitor C10, when AC is first applied. During normal operation, the primary-side section is powered by a bias winding on the transformer T1. Output of this bias winding is rectified using diode D2 and filtered using capacitor C9 to

provide a constant voltage source to supply the BPP pin of InnoSwitch4-CZ IC. Resistor R3 limits the current being supplied to the primary bypass pin of the InnoSwitch4-CZ IC.

Output regulation is achieved using modulation control, where the frequency and  $I_{LIM}$  of the switching cycles are adjusted based on the output load. At high load, most switching cycles are enabled for a high value of  $I_{LIM}$  in the selected  $I_{LIM}$  range, and at light load or no-load, most cycles are disabled, while the cycles that are enabled have a low value of  $I_{LIM}$  in the selected  $I_{LIM}$  range. Once a cycle is enabled, the primary switch remains on until the primary current ramps to the device current limit for the specific operating state.

The latch-off/auto-restart primary-side overvoltage protection is achieved using Zener diode VR2 and the current limiting resistor R4. In a flyback converter, the output of the bias winding tracks the output voltage of the converter by winding turns-ratio. In case of overvoltage at the output of the converter, the bias winding voltage increases and causes Zener diode VR2 to breakdown, which then causes a current to flow into the BPP pin of the InnoSwitch4-CZ IC. If the current flowing in the BPP pin increases above the  $I_{\text{SD}}$  threshold, the InnoSwitch4-CZ IC auto-restarts to prevent any further increase in output voltage.

## 4.3 *InnoSwitch4-CZ IC Secondary*

The secondary-side of the InnoSwitch4-CZ IC provides the output voltage and output current sensing, and a signal to drive a SR FET providing synchronous rectification. The secondary winding of the transformer T1 is rectified by SR FET Q1 and diode D3 then filtered by capacitors C12 and C13. Capacitor C16 is used to reduce the high-frequency output voltage ripple. High-frequency ringing during switching transients that would otherwise create radiated EMI is reduced via a RCD snubber formed by resistor R8, capacitor C11, and diode D4. Diode D4 minimizes the dissipation in resistor R8.

The gate of SR FET Q1 is turned on by the secondary-side controller of InnoSwitch4-CZ IC, based on the winding voltage sensed via resistor R7 fed into the FWD pin of the InnoSwitch4-CZ IC. In continuous conduction of operation, the SR FET is turned off prior to the secondary-side commanding a new switching cycle from the primary. In discontinuous conduction mode of operation, the SR FET is turned off when the voltage drop across it falls below  $V_{SR(TH)}$ .

The secondary-side of the InnoSwitch4-CZ IC is self-powered from either the secondary winding forward voltage or the output voltage. However, to improve system efficiency, a bias winding circuit was used. Diode D5 rectifies the output of the secondary bias winding and capacitor C18 provides filtering. Resistor R12 limits the current being supplied to the BPS pin of the InnoSwitch4-CZ IC. Capacitor C17 provides local decoupling to the BPS pin of InnoSwitch4-CZ IC.


Below the CC threshold, the device operates in constant voltage mode. During constant voltage mode operation, output voltage regulation is achieved through sensing resistors

R9 and R10. The voltage across resistor R10 is fed into the FB pin of InnoSwitch4-CZ IC with an internal reference voltage of 1.265 V. Capacitor C15 provides noise filtering of the signal at the FB pin.


Output current is sensed by monitoring the voltage drop across resistor R14 between the IS and secondary GND pins with a threshold of approximately 35 mV. Resistor R13 and capacitor C19 provides filtering for the IS pin. Once the internal current sense threshold is exceeded, the device regulates the number of switching cycles to maintain a fixed output current. Resistor R14 also acts as a backup protection in case of output short-circuit.


# **5 Printed Circuit Board Layout**

PCB thickness is 0.040 inches with a copper thickness of 2 ounces.



**Figure 4** – Printed Circuit Layout, Top.





**Figure 5** — Printed Circuit Layout, Bottom.

#### **Bill of Materials** 6

Item	Qty	Ref Des	Description	Mfg Part Number	Mfg
1	1	BR1	RECT BRIDGE, GP, 800 V, 4 A, Z4-D	Z4DGP408L-HF	Comchip
2	1	C1	0.1 μF, X2, Film, 275 V 560 V, Polypropylene (PP), Metallized Radial, L 13.00 mm x W 6.00 mm x H 12.10 mm	R46KF310000M1K	KEMET
3	2	C2 C3	$10~\mu F,400$ V, 20%, Electrolytic, (8 x 11), 3.5 mm lead spacing, Radial, Can, 2000 Hrs @ 105 °C	ERK2GM100F11OTO	AiSHi
4	1	C4	100 μF, 400 V, Aluminum Electrolytic, Radial, Can - 2000 Hrs @ 105 °C, (12.5 x 42)	400HXW100MEFR12.5X40	Rubycon
5	1	C5	100 nF, 450 V, Ceramic, X7T, 1206	C3216X7T2W104K160AA	TDK
6	2	C6 C8	100 nF, 0.1 μF, ±10%, 25 V, Ceramic, X7R, General Purpose, -55 °C $\sim$ 125 °C, 0603	CL10B104KA8NFNC	Samsung
7	1	C7	1 μF, ±10%, 25 V, Ceramic, X7R, 0805	GCM21BR71E105KA56L	Murata
8	1	C9	22 μF, 50 V, Electrolytic, Very Low ESR, 340 mΩ, (5 x 11)	EKZE500ELL220ME11D	Nippon Chemi-Con
9	1	C10	0.47 μF, ±10%,25 V, Ceramic, X7R, 0805	CGA4J2X7R1E474K125AA	TDK
10	1	C11	1 nF, 200 V, Ceramic, X7R, 0805	08052C102KAT2A	AVX
11	2	C12 C13	330 μF, ±20%, 25 V, Al Organic Polymer, Gen. Purpose, Can, 18 m $\Omega$ , 2000 Hrs @ 105 °C, (8 mm x 13 mm)	A750KS337M1EAAE018	KEMET
12	2	C14 C15	330 pF 16 V, Ceramic, X7R, 0402	C0402C331K4RACTU	Kemet
13	1	C16	1 μF, 50 V, Ceramic, X5R, 0805	08055D105KAT2A	AVX
14	1	C17	2.2 μF, ±10%, 25 V, Ceramic, X7R, 0805	CL21B225KAFNFNE	Samsung
15	1	C18	10 μF, ±10%, 16 V, X7R, Ceramic, SMT, MLCC 0805	CL21B106KOQNNNE	Samsung
16	1	C19	4.7 μF ±20% 25 V Ceramic X5R 0603	GRT188R61E475ME13D	Murata
17	1	C20	470 pF, ±10%, 440 VAC, (X1, Y2) rated, Ceramic, Y5S, Radial, Disc, -40°C ~ 125°C	VY2471K29Y5SS63V7	Vishay
18	1	D1	800 V, 1 A, High Efficiency Fast Recovery, SOD- 123FL	HS1KFL	Taiwan Semi
19	3	D2 D4 D5	100 V, 0.2 A, Fast Switching, 50 ns, SOD-323	BAV19WS-7-F	Diodes, Inc.
20	1	D3	100 V, 12 A, Schottky, SMD, TO-277A	V12P10-M3/86A	Vishay
21	1	F1	3.15 A, 250 V, Slow, RST	RST 3.15-BULK	Belfuse
22	2	GND L	Test Point, BLK, Miniature THRU-HOLE MOUNT	5001	Keystone
23	1	L1	415 μH, Toroidal Common Mode Choke, custom, wound on 32-00330-00 core	32-00412-00	Power Integrations
24	1	L2	$68$ μH, Unshielded Toroidal Inductor, 2 A, 55 m $\Omega$ Max, Radial, Vertical (Open)	7447033	Wurth
25	1	N	Test Point, WHT, Miniature THRU-HOLE MOUNT	5002	Keystone
26	1	Q1	MOSFET, N-CH, 100 V, 48 A (Tc), 113.5 W (Tc), DFN5X6, 8-DFN (5x6)	AON6220	Alpha & Omega Semi
27	1	R1	RES, 1.3 kΩ, 5%, 1/10 W, Thick Film, 0603	ERJ-3GEYJ132V	Panasonic
28	1	R2	RES, 30 kΩ, 5%, 1/10 W, Thick Film, 0402	ERJ-2GEJ303X	Panasonic
29	1	R3	RES, 1.1 kΩ, 5%, 1/10 W, Thick Film, 0603	ERJ-3GEYJ112V	Panasonic
30	1	R4	RES, 47 Ω, 5%, 1/10 W, Thick Film, 0603	ERJ-3GEYJ470V	Panasonic
31	2	R5 R6	RES, 2.00 MΩ, 1%, 1/4 W, Thick Film, 1206	ERJ-8ENF2004V	Panasonic
32	1	R7	RES, 300 Ω, 5%, 1/10 W, Thick Film, 0603	ERJ-3GEYJ301V	Panasonic
33	1	R8	RES, 10 Ω, 5%, 1/2 W, Carbon Film	CFR-50JB-10R	Yageo
34	1	R9	RES, 169 kΩ, 1%, 1/10 W, Thick Film, 0603	ERJ-3EKF1693V	Panasonic
35	1	R10	RES, 11.3 kΩ, 1%, 1/10 W, Thick Film, 0402	ERJ-2RKF1132X	Panasonic
36	1	R11	RES, 10 kΩ, 5%, 1/16 W, Thick Film, 0402	RC0402JR-0710KL	Yageo
37	1	R12	RES, 470 Ω, 5%, 1/10 W, Thick Film, 0603	ERJ-3GEYJ471V	Panasonic
38 39	1	R13 R14	RES, 10 Ω, 5%, 1/10 W, Thick Film, 0603 RES, SMD, 0.010 R, ±1%, 1/4 W, 100 PPM / C,	ERJ-3GEYJ100V PE0805FRF7W0R01L	Panasonic Yageo
			0805, Current Sense, Thick Film		
40	1	U1	ClampZero, MinSOP-16	CPZ1075M	Power Integrations

41	1	U2	InnoSwitch4-CZ, InSOP-24D	INN4075C-H180	Power Integrations
42	1	VOUT	Test Point, RED, Miniature THRU-HOLE MOUNT	5000	Keystone
43	1	VR1	TVS Diode, 275 V Clamp, 1.4 A Ipp, Tvs Diode, SMT, SMA SMAJ (DO-214AC)	SMAJ170A-13-F	Diodes, Inc.
44	1	VR2	Diode ZENER 9.1 V 500 mW SOD123	MMSZ5239B-7-F	Diodes, Inc.

Note: Component VR3, although present in the layout, should not be installed.

# **7** Transformer Design Spreadsheet

Note: The device, INN4075C, used for this design example has an ILIMIT\_TYP of 1.7 A. INN4073C was used in the spreadsheet as substitute to achieve equivalent ILIMIT\_TYP.

	ACDC_InnoSwitch4-					
	CZ_Flyback_021522;	INPUT	INFO	ОИТРИТ	UNITS	InnoSwitch4 CZ Single/Multi Output
_	Rev.2.0; Copyright Power	1 01	2111	001101	011213	Flyback Design Spreadsheet
	Integrations 2022 APPLICATION VARIABLES					
	INPUT TYPE	AC		AC		Input Type
_	VIN_MIN	90		90	V	Minimum AC input voltage
	VIN_MAX	265		265		Maximum AC input voltage
	VIN_RANGE	203		UNIVERSAL	V	Range of AC input voltage
	LINEFREQ	60		60	Hz	AC Input voltage frequency
	CAP_INPUT	120.0		120.0	uF	Input capacitor
	VOUT	20.00		20.00	V	Output voltage at the board
	CDC	20.00		0	mV	Cable drop compensation desired at full load
	IOUT	3.000		3.000	A	Output current
	POUT	3.000		60.00	W	Output power
12	1001			00.00	**	AC-DC efficiency estimate at full load given that
13	EFFICIENCY	0.94		0.94		the converter is switching at the valley of the
						rectified minimum input AC voltage
14	FACTOR_Z			0.60		Z-factor estimate
15	ENCLOSURE	ADAPTER		ADAPTER		Power supply enclosure
19	PRIMARY CONTROLLER SE	LECTION				
20	ILIMIT_MODE	STANDARD		STANDARD		Device current limit mode
21	DEVICE_GENERIC	INN4073		INN4073		Generic device code
22	DEVICE_CODE			INN4073C		Actual device code
23	POUT_MAX			60	W	Power capability of the device based on thermal performance
24	RDSON_100DEG			1.02	Ω	Primary switch on time drain resistance at 100 degC
25	ILIMIT_MIN			1.581	Α	Minimum current limit of the primary switch
26	ILIMIT_TYP			1.700	Α	Typical current limit of the primary switch
27	ILIMIT_MAX			1.819	Α	Maximum current limit of the primary switch
28	VDRAIN_BREAKDOWN			750	V	Device breakdown voltage
29	VDRAIN_ON_PRSW			0.65	V	Primary switch on time drain voltage
30	VDRAIN_OFF_PRSW			563.4	٧	Peak drain voltage on the primary switch during turn-off
34	WORST CASE ELECTRICAL	<b>PARAMETE</b>	RS			
35	FSWITCHING_MAX	100500		100500	Hz	Maximum switching frequency at full load and valley of the rectified minimum AC input voltage
36	VOR	140.0		140.0	V	Secondary voltage reflected to the primary when the primary switch turns off
37	VMIN			96.82	V	Valley of the minimum input AC voltage at full load
38	KP			0.61		Measure of continuous/discontinuous mode of operation
39	MODE_OPERATION			CCM		Mode of operation
40	DUTYCYCLE			0.593		Primary switch duty cycle
41	TIME_ON			10.49	us	Primary switch on-time
42	TIME_OFF			3.55	us	Primary switch off-time
43	LPRIMARY_MIN			579.5	uН	Minimum primary inductance
44	LPRIMARY_TYP			610.0	uН	Typical primary inductance
45	LPRIMARY_TOL	5.0		5.0	%	Primary inductance tolerance
46	LPRIMARY_MAX			640.5	uH	Maximum primary inductance


48	PRIMARY CURRENT					
	IPEAK_PRIMARY	1		1.758	Α	Primary switch peak current
	IPEDESTAL PRIMARY			0.615		Primary switch current pedestal
	IAVG_PRIMARY			0.648		Primary switch average current
	IRIPPLE_PRIMARY			1.331		Primary switch ripple current
	IRMS PRIMARY			0.892		Primary switch RMS current
	SECONDARY CURRENT			0.692	A	Primary switch RMS current
		1		12 200	l ^	Cocondon, winding nool, assurant
	IPEAK_SECONDARY			12.308		Secondary winding peak current
	IPEDESTAL_SECONDARY			4.307		Secondary winding current pedestal
	IRMS_SECONDARY			5.174	Α	Secondary winding RMS current
	TRANSFORMER CONSTRUC	JIION PAR	AMETERS			
63	CORE SELECTION	AT022 7/4		AT022 7/4	1	lo lu Bolu III o
64	CORE	ATQ23.7/1 4.6		ATQ23.7/1 4.6		Core selection. Refer to the 'Transformer Construction' tab to see the detailed report
	CORE CODE			ATQ23.7/1 4.6		Core code
66	AE			103.00	mm^2	Core cross sectional area
67	LE			38.20	mm	Core magnetic path length
	AL			7200	nH/turns^2	Ungapped core effective inductance
69	VE			3935.0	mm^3	Core volume
70	BOBBIN			TBI-238- 10051.17X X		Bobbin
71	AW			22.11	mm^2	Window area of the bobbin
72	BW			6.60	mm	Bobbin width
73	MARGIN			0.0		Safety margin width (Half the primary to secondary creepage distance)
75	PRIMARY WINDING					
76	NPRIMARY			35		Primary turns
77	BPEAK			3308	Gauss	Peak flux density
78	BMAX			3092	Gauss	Maximum flux density
79	BAC			1150	Gauss	AC flux density (0.5 x Peak to Peak)
80	ALG			498	nH/turns^2	Typical gapped core effective inductance
81	LG			0.242	mm	Core gap length
83	PRIMARY BIAS WINDING					
84	NBIAS_PRIMARY			2		Primary bias winding number of turns
86	SECONDARY WINDING					
87	NSECONDARY	5		5		Secondary winding number of turns
89	SECONDARY BIAS WINDI	NG			•	<u> </u>
90	NBIAS_SECONDARY			2		Secondary bias winding number of turns
94		FLECTION				
27	PRIMARY COMPONENTS S	EFECTION				
	PRIMARY COMPONENTS S CLAMPZERO	ELECTION				
95		ELECTION		6.10	uH	Primary winding leakage inductance
<b>95</b> 96	CLAMPZERO	ELECTION		6.10 100.0		Primary winding leakage inductance Primary clamp capacitor
<b>95</b> 96 97	CLAMPZERO LLEAK CCLAMP	30			nF	
95 96 97 98	CLAMPZERO LLEAK CCLAMP RD_CLAMPZERO			100.0 30	nF kΩ	Primary clamp capacitor HSD resistor
95 96 97 98 99	CLAMPZERO  LLEAK CCLAMP  RD_CLAMPZERO  TLLDL/THLDL  TIME_CLAMPZERO_OFF_TO_			100.0 30 120.0	nF kΩ ns	Primary clamp capacitor HSD resistor HSD resistor programmed delay Time between the ClampZero FET turn off and
95 96 97 98 99	CLAMPZERO  LLEAK CCLAMP  RD_CLAMPZERO TLLDL/THLDL  TIME_CLAMPZERO_OFF_TO_ PRIMARY_ON			100.0 30 120.0 65.0	nF kΩ ns	Primary clamp capacitor HSD resistor HSD resistor programmed delay Time between the ClampZero FET turn off and the primary FET turns on based on the HSD resistor selection
95 96 97 98 99 100	CLAMPZERO LLEAK CCLAMP RD_CLAMPZERO TLLDL/THLDL TIME_CLAMPZERO_OFF_TO_ PRIMARY_ON TIME_VDS_VALLEY			100.0 30 120.0 65.0 50.9	nF kΩ ns ns	Primary clamp capacitor HSD resistor HSD resistor programmed delay Time between the ClampZero FET turn off and the primary FET turns on based on the HSD resistor selection Time taken by the VDS ring to reach its first valley
95 96 97 98 99 100 101	CLAMPZERO  LLEAK CCLAMP  RD_CLAMPZERO  TLLDL/THLDL  TIME_CLAMPZERO_OFF_TO_ PRIMARY_ON  TIME_VDS_VALLEY  IPEAK_CLAMPZERO			100.0 30 120.0 65.0	nF kΩ ns ns	Primary clamp capacitor HSD resistor HSD resistor programmed delay Time between the ClampZero FET turn off and the primary FET turns on based on the HSD resistor selection Time taken by the VDS ring to reach its first
95 96 97 98 99 100 101 102 104	CLAMPZERO LLEAK CCLAMP RD_CLAMPZERO TLLDL/THLDL TIME_CLAMPZERO_OFF_TO_ PRIMARY_ON TIME_VDS_VALLEY			100.0 30 120.0 65.0 50.9	nF kΩ ns ns ns	Primary clamp capacitor HSD resistor HSD resistor programmed delay Time between the ClampZero FET turn off and the primary FET turns on based on the HSD resistor selection Time taken by the VDS ring to reach its first valley

107	BROWN-IN ACTUAL			73.0	V	Actual AC RMS/DC brown-in threshold
108	BROWN-OUT ACTUAL			66.0	V	Actual AC RMS/DC brown-out threshold
110	LINE OVERVOLTAGE					
111	OVERVOLTAGE_LINE			304.2	V	Actual AC RMS/DC line over-voltage threshold
113	PRIMARY BIAS DIODE					
114	VBIAS_PRIMARY	8.0	Info	8.0	V	The rectified primary bias voltage too low to supply the BPP pin: Increase the rectified primary bias voltage to a value greater than 10V
115	VF_BIAS_PRIMARY	0.00		0.00	V	Bias winding diode forward drop
116	VREVERSE_BIASDIODE_PRIM ARY			29.42	V	Bias diode reverse voltage (not accounting parasitic voltage ring)
117	CBIAS_PRIMARY			22	uF	Bias winding rectification capacitor
118	CBPP			0.47	uF	BPP pin capacitor
122	SECONDARY COMPONENTS	5				•
123	RFB_UPPER	169.00		169.00	kΩ	Upper feedback resistor (connected to the first output voltage)
124	RFB_LOWER			11.50	kΩ	Lower feedback resistor
125	CFB_LOWER			330	pF	Lower feedback resistor decoupling capacitor
127	SECONDARY BIAS DIODE					
128	USE_SECONDARY_BIAS	YES		YES		Use secondary bias winding for the design
129	VBIAS_SECONDARY			5.0	V	Rectified secondary bias voltage
130	VF_BIAS_SECONDARY			0.70	V	Bias winding diode forward drop
	VREVERSE_BIASDIODE_SECO NDARY			26.42	V	Bias diode reverse voltage (not accounting parasitic voltage ring)
132	CBIAS_SECONDARY			10	uF	Bias winding rectification capacitor
133	CBPS			2.20	uF	BPP pin capacitor
136	<b>MULTIPLE OUTPUT PARAM</b>	ETERS				
137	OUTPUT 1					
138	VOUT1			20.00	V	Output 1 voltage
139	IOUT1			3.00	Α	Output 1 current
140	POUT1			60.00	W	Output 1 power
141	IRMS_SECONDARY1			5.174	Α	Root mean squared value of the secondary current for output 1
142	IRIPPLE_CAP_OUTPUT1			4.216	Α	Current ripple on the secondary waveform for output 1
143	NSECONDARY1			5		Number of turns for output 1
144	VREVERSE_RECTIFIER1			73.54	V	SR FET reverse voltage (not accounting parasitic voltage ring) for output 1
145	SR FET1	AONS66920		AONS66920		Secondary rectifier (Logic MOSFET) for output 1
146	VF_SR FET1			0.032	V	SR FET on-time drain voltage for output 1
147	VBREAKDOWN_SR FET1			100	٧	SR FET breakdown voltage for output 1
148	RDSON_SR FET1			10.7	mΩ	SR FET on-time drain resistance at 25degC and VGS=4.4V for output 1
176	PO_TOTAL			60	W	Total power of all outputs
177	NEGATIVE OUTPUT	N/A		N/A		If negative output exists, enter the output number; e.g. If VO2 is negative output, select 2

Note: The warnings on the spreadsheet have been verified to not be an issue for this design.

## **8 Transformer Specification**

## 8.1 Electrical Diagram



**Figure 6 –** Transformer Electrical Diagram.


## 8.2 *Electrical Specifications*

Parameter	Condition	Spec.
Nominal Primary Inductance	Measured at 1 $V_{PK-PK}$ , 100 kHz switching frequency, between pins 1 and 6, with all other windings open.	610 μH ±5%
Resonant Frequency	Between pins 1 and 6, with all other windings open.	1,200 kHz (Min.)
Primary Leakage Inductance	Between pins 1 and 6, with pins FL1-FL2 shorted.	5 μH (Max.)

### 8.3 Material List

Item	Description
[1]	Core: ATQ23.7/14.
[2]	Bobbin: ATQ23.7/14 - Vertical - 6pins (3/3); PI#: 25-01171-00.
[3]	Magnet Wire: #31 AWG, Double Coated.
[4]	Magnet Wire: #34 AWG, Double Coated.
[5]	Magnet Wire: #20 AWG, Triple Insulated Wire.
[6]	Magnet Wire: #32 AWG, Triple Insulated Wire.
[7]	Bus Wire: #30 AWG, Alpha Wire, Tinned Copper, 30 mm Length.
[8]	Tape: 3M 13450-F, Polyester Film, 1mil Thickness, 6.7 mm Width.
[9]	Tape: 3M 13450-F, Polyester Film, 1mil Thickness, 14 mm Width.
[10]	Tape: 3M 13450-F, Polyester Film, 1mil Thickness, 30 mm x 54 mm.
[11]	Varnish: Dolph BC-359.

# 8.4 Transformer Build Diagram



**Figure 7 –** Transformer Build Diagram.

# 8.5 Transformer Winding Instructions


Winding Preparation	Place the bobbin Item [2] on the mandrel with pin side of the bobbin on the left side. Winding direction is clockwise direction.
WD1 Primary1	Start at pin 1, wind 12 turns using 2 wires of Item [3] in 1 layer, from left to right, then continue winding another 11 turns from right to left. At the last turn, bring the wires out of the bobbin and leaving enough wire length for WD7: Primary2.
Insulation	1 layer of tape Item [8].
WD2: PriBias & WD3: Shield1	Using 2 wires of Item [4], starting at pin 2 for WD2: PriBias and 3 wires of Item [4] starting at pin 3 for WD3: Shield1, wind all 5 wires in parallel. After 2 turns, bring 2 wires of WD2: PriBias to the pin side and terminate at pin 3. Using the remaining 3 wires, continue winding 9 turns, cut short the wires, and leave as NO CONNECT (NC) for WD3: Shield1.
Insulation	1 layer of tape Item [8].
WD4: Secondary	Start at the slot on the left side of the bobbin, use 1 wire of Item [5], leaving ~40mm floating, marked as FL1, and wind 5 turns in 1 layer. At the last turn, bring the wire at the slot on the right side while leaving ~30 mm floating, marked as FL2, for 1st half of WD4: Secondary. Repeat as instructed above for another winding for 2nd half of WD4: Secondary which is parallel with 1st half of WD4: Secondary.
WD5: SecBias	Using 1 wire of Item [6], start from the right side of the bobbin, leaving ~30 mm and mark as FL3. Wind 2 turns and bring the wire to the right side of the bobbin, leaving ~30 mm and mark as FL4 for WD5: SecBias.
Insulation	1 layer of tape Item [8].
WD6: Shield2	Start at pin 2, wind 11 tri-filar turns of wire Item [4]. At the last turn, cut short the wires, and leave as NO CONNECT (NC) for WD6: Shield2.
Insulation	1 layer of tape Item [8].
WD7: Primary2	Using the floating wires from WD1, wind 12 turns from left to right. At the last turn, terminate at pin 6 for WD7: Primary2.
Insulation	1 layer of tape Item [8] and bring the secondary wires FL1 to the right in between layers of tape.
Finish	Gap cores to get 610 $\mu$ H, solder bus wire Item [7] to pin 3 and wrap around the core halves to the left side ( <i>see illustration below</i> ) and secure with tape Item [9].

Varnish with Item [11].

Place 2 layers of tape Item [10] at the bottom of transformer, completely covering the core (*see illustration below*), and wrap to cover the secondary side of transformer. Wrap 1 layer of tape Item [8] around the body of transformer (*see illustration below*).


## 8.6 *Transformer Winding Illustrations*

#### Winding Preparation





Place the bobbin Item [2] on the mandrel with pin side of the bobbin on the left side. Winding direction is clockwise direction.


#### WD1: Primary1



Start at pin 1, wind 12 turns using 2 wires of Item [3] in 1 layer, from left to right, then continue winding another 11 turns from right to left. At the last turn, bring the wires out of the bobbin and leaving enough wire length for WD7: Primary2.











Start at the slot on the left side of the bobbin, use 1 wire of Item [5], leaving ~40 mm floating, marked as FL1, and wind 5 turns in 1 layer. At the last turn, bring the wire at the slot on the right side while leaving ~30 mm floating, marked as FL2, for 1st half of WD4: Secondary. Repeat as instructed above for another winding for 2nd half of WD4: Secondary which is parallel with 1st half of WD4: Secondary.

WD4: Secondary









Finish


Gap cores to get 610 µH, solder bus wire Item [7] to pin 3 and wrap around the core halves to the left side (*see illustration below*) and secure with tape Item [9].

Varnish with Item [11].

Place 2 layers of tape Item [10] at the bottom of transformer, completely covering the core (*see illustration below*), and wrap to cover the secondary side of transformer.

Wrap 1 layer of tape Item [8] around the body of transformer

(see illustration below).



# 9 Common-Mode Choke Specification

## 9.1 *Electrical Diagram*




Figure 8 – CMC Build Diagram.

# 9.2 *Electrical Specifications*

Winding	Pin 1 – pin 2 (pin 3 – pin 4), all other windings open, measured	415 μH ±30%
Inductance	at 100 kHz, 0.4 V <sub>RMS</sub> .	<del>1</del> 13 μΠ ±30%

#### 9.3 Material List

Item	Description
[1]	Toroidal Core: T9*5*3C-JL12, PI#: 32-00330-00.
[2]	Triple Insulated Wire: #26 AWG, Triple Coated.
[3]	Magnet Wire: #26 AWG, Double Coated.

#### 9.4 Assembled Picture



# 10 PCB Assembly Instructions

R8	Special Assembly Instruction
Prepare 12 mm length of 1/4-inch heat shrink. Bend one leg of resistor R8 to a right angle and repeat the bend approximately 5.5 mm (see illustration on the right).	12mm 5.5mm
Insert the formed resistor in the prepared heat shrink, completely covering the body of the resistor with the excess heat shrink being on the bent-leg side. Using a heat gun, heat up the heat shrink over the resistor and pinch the excess to completely seal it.	

#### C20

**Special Assembly Instruction** 

Prepare 12 mm length of 1/4"-inch heat shrink. Prepare 23 mm length of AWG #22 PTFE tubing. Bend two legs of capacitor C20 to widen the lead spacing (see illustration on the right).



Insert the formed capacitor in the prepared heat shrink, completely covering the body of the capacitor with the excess heat shrink being on the body side. Insert one leg of the capacitor C20 in the prepared PTFE tubing, completely covering the leg up to point where the body meets the leg.


Using a heat gun, heat up the heat shrink over the capacitor and pinch the excess to completely seal it.



Bend the leg covered with PTFE tubing to a rightangle pointing outward (see illustration on the right). Solder the leg covered with PTFE tubing on the primary side of the PCB, labeled as C20-1 on the daughter board (see illustration on the right). Solder the bare leg on the secondary side of the PCB on the main board (see illustration on the right).

#### Note:


C20 should be assembled after transformer T1 insertion on the daughter board.



#### 11 Performance Data

All the performance data were taken on the board unless otherwise specifically mentioned.

#### 11.1 No-Load Input Power



**Figure 9 –** No-Load Input Power vs. Input Line Voltage, Room Temperature.

## 11.2 Average Efficiency

#### 11.2.1 Average Efficiency Summary

<b>V</b> out <b>(V)</b>	Power (W)	Average Efficiency (%)		10% Load Efficiency (%)	
	Power (w)	115 VAC	230 VAC	115 VAC	230 VAC
20	60	94.21	94.88	90.37	91.11

#### 11.2.2 Average and 10% Efficiency at 90 VAC Input

% Load	Power (W)	Efficiency (%)	Average Efficiency (%)
100	59.80	93.92	
75	45.07	94.26	02.07
50	30.20	94.02	93.87
25	15.15	93.26	
10	6.05	90.49	

#### 11.2.3 Average and 10% Efficiency at 115 VAC Input

% Load	Power (W)	Efficiency (%)	Average Efficiency (%)
100	59.98	94.60	
75	45.14	94.52	94.21
50	30.24	94.31	94.21
25	15.16	93.40	
10	6.06	90.37	


## 11.2.4 Average and 10% Efficiency at 230 VAC Input

% Load	Power (W)	Efficiency (%)	Average Efficiency (%)
100	60.36	95.32	
75	45.36	95.23	04.00
50	30.31	94.89	94.88
25	15.16	94.07	
10	6.06	91.11	

# 11.2.5 Average and 10% Efficiency at 265 VAC Input


% Load	Power (W)	Efficiency (%)	Average Efficiency (%)
100	60.42	95.18	
75	45.41	95.03	94.65
50	30.32	94.69	94.03
25	15.16	93.71	
10	6.06	90.38	

# 11.3 Full-Load Efficiency vs. Line




**Figure 10** – Full-Load Efficiency vs. Input Line Voltage, Room Temperature.

# 11.4 Efficiency vs. Load




**Figure 11 –** Efficiency vs. Output Load, Room Temperature.

# 11.5 Load Regulation



**Figure 12** – Output Voltage vs. Output Load, Room Temperature.


# 11.6 Line Regulation



**Figure 13** – Output Voltage vs. Input Line Voltage, Room Temperature.

#### 12 Thermal Performance

## 12.1 **90 VAC, 20 V / 3 A**





Bx1: Bridge Rectifier, BR1 = 89.7 °C.

Bx2: InnoSwitch4-CZ, U2 = 94.2 °C.

Bx3: ClampZero, U1 = 72.1 °C.

Bx4: SR FET, Q1 = 80.0 °C.

Bx5: Schottky Diode, D2 = 79.5 °C.

Bx6: Snubber Diode, D1 = 92.1 °C.


Bx7: Transformer Core, T1 = 71.8 °C.


**Figure 14** – Bottom Thermal Image, T<sub>AMB</sub> = 26.7 °C. **Figure 15** – Top Thermal Image, T<sub>AMB</sub> = 26.7 °C.

Bx1: Snubber Resistor, R3 = 92.9 °C.

Bx2: Transformer Core, T1 = 74.1 °C.

## 12.2 **265 VAC, 20 V / 3 A**





**Figure 16** – Bottom Thermal Image, T<sub>AMB</sub> = 25.7 °C. **Figure 17** – Top Thermal Image, T<sub>AMB</sub> = 25.7 °C.

Bx1: Bridge Rectifier, BR1 = 52.8 °C.

Bx2: InnoSwitch4-CZ, U2 = 68.4 °C.

Bx3: ClampZero, U1 = 53.7 °C.

Bx4: SR FET, Q1 = 70.9 °C.

Bx5: Schottky Diode, D2 = 70.5 °C.

Bx6: Snubber Diode, D1 = 93.2 °C.

Bx7: Transformer Core, T1 = 66.6 °C.

Bx1: Snubber Resistor, R3 = 81.8 °C.

Bx2: Transformer Core, T1 = 67.9 °C.

# 13 Waveforms

## 13.1 Start-Up Waveforms

## 13.1.1 Output Voltage and Current Waveforms



**Figure 18** – Output Voltage and Current. 90 VAC, 100% CR Load.

CH2: Iout, 1 A / div. CH3: Vout, 10 V / div. Time: 20 ms / div.


**Figure 19** — Output Voltage and Current. 265 VAC, 100% CR Load.

CH2: Iout, 1 A / div. CH3: Vout, 10 V / div. Time: 20 ms / div.



**Figure 20** – Output Voltage and Current. 90 VAC, 100% CC Load.


CH2:  $I_{OUT}$ , 1 A / div. CH3:  $V_{OUT}$ , 10 V / div. Time: 20 ms / div.



**Figure 21** — Output Voltage and Current. 90 VAC, 100% CC Load.

CH2: І<sub>ОИТ</sub>, 1 A / div. CH3: V<sub>ОИТ</sub>, 10 V / div. Time: 20 ms / div.

### 13.1.2 Primary Drain Voltage and Current Waveforms




**Figure 22** – Primary Drain Voltage and Current. 90 VAC, 100% CC Load.

CH2:  $I_{D\_PRI}$ , 1 A / div. CH3:  $V_{DS\_PRI}$ , 100 V / div.  $V_{DS\_PRI}$  = 290  $V_{MAX}$ . Time: 100 ms / div. **Figure 23** – Primary Drain Voltage and Current. 265 VAC, 100% CC Load.

CH2:  $I_{D\_PRI}$ , 1 A / div. CH3:  $V_{DS\_PRI}$ , 200 V / div.  $V_{DS\_PRI}$  = 543  $V_{MAX}$ . Time: 100 ms / div.

## 13.1.3 ClampZero Drain Voltage and Current Waveforms



**Figure 24** – ClampZero Drain Voltage and Current. 90 VAC, 100% CC Load.

CH2:  $I_{D\_CLAMP}$ , 1 A / div. CH3:  $V_{DS\_CLAMP}$ , 100 V / div.  $V_{DS\_PRI} = 293 V_{MAX}$ .


Time: 100 ms / div.

**Figure 25** – ClampZero Drain Voltage and Current. 265 VAC, 100% CC Load.

CH2:  $I_{D\_CLAMP}$ , 1 A / div. CH3:  $V_{DS\_CLAMP}$ , 100 V / div.  $V_{DS\_PRI} = 550$  Vmax.

Time: 100 ms / div.

## 13.1.4 SR FET Drain Voltage and Load Current Waveforms



**Figure 26** – SR FET Drain Voltage and Load Current. **Figure 27** – 90 VAC, 100% CC Load.

CH2: Iout, 2 A / div. CH3: V<sub>DS\_SR FET</sub>, 20 V / div.

 $V_{DS\_PRI} = 60.7 V_{MAX}$ . Time: 100 ms / div.

**Figure 27 –** SR FET Drain Voltage and Load Current.


265 VAC, 100% CC Load.

CH2: IOUT, 2 A / div.

CH3:  $V_{DS\_SR\ FET}$ , 50 V / div.

 $V_{DS\_PRI} = 86.0 \text{ V}_{MAX}.$ Time: 100 ms / div.

## 13.2 Load Transient Waveforms



**Figure 28** – Output Voltage and Current. 90 VAC, 0% to 100% CC Load.

CH2: I<sub>OUT</sub>, 2 A / div. CH3: V<sub>OUT</sub>, 1 V / div.

 $V_{OUT} = 20.30 V_{MAX}$ , 19.57  $V_{MIN}$ .

Time: 500  $\mu$ s / div.

**Figure 29** — Output Voltage and Current. 265 VAC, 0% to 100% CC Load.


CH2: I<sub>OUT</sub>, 2 A / div. CH3: V<sub>OUT</sub>, 1 V / div.

 $V_{OUT} = 20.36 V_{MAX}$ , 19.80  $V_{MIN}$ .

Time:  $500 \mu s / div$ .

## 13.3 Steady State Waveforms

### 13.3.1 Primary Drain Voltage and Current Waveforms




**Figure 30** – Primary Drain Voltage and Current. 90 VAC, 100% CC Load.

CH2:  $I_{D\_PRI}$ , 1 A / div. CH3:  $V_{DS\_PRI}$ , 100 V / div.  $V_{DS\_PRI}$  = 283 V<sub>MAX</sub>. Time: 10  $\mu$ s / div.

**Figure 31** – Primary Drain Voltage and Current. 265 VAC, 100% CC Load.

CH2:  $I_{D\_PRI}$ , 1 A / div. CH3:  $V_{DS\_PRI}$ , 200 V / div.  $V_{DS\_PRI}$  = 544 V<sub>MAX</sub>. Time: 10  $\mu$ s / div.

## 13.3.2 ClampZero Drain Voltage and Current Waveforms



**Figure 32** – ClampZero Drain Voltage and Current. 90 VAC, 100% CC Load.

CH2:  $I_{D\_CLAMP}$ , 1 A / div. CH3:  $V_{DS\_CLAMP}$ , 100 V / div.  $V_{DS\_PRI} = 296$  V<sub>MAX</sub>.


Time: 10  $\mu$ s / div.

**Figure 33** – ClampZero Drain Voltage and Current. 265 VAC, 100% CC Load.

CH2:  $I_{D\_CLAMP}$ , 1 A / div. CH3:  $V_{DS\_CLAMP}$ , 200 V / div.

 $V_{DS\_PRI} = 553 V_{MAX}$ . Time: 10 µs / div.

## 13.3.3 SR FET Drain Voltage and Load Current Waveforms



**Figure 34** – SR FET Drain Voltage and Load Current. **Figure 35** – 90 VAC, 100% CC Load.

CH2: I<sub>OUT</sub>, 2 A / div. CH3:  $V_{DS\_SR}$  FET, 20 V / div.  $V_{DS\_PRI} = 60.9$  V<sub>MAX</sub>.

Time: 10  $\mu$ s / div.

**Figure 35** – SR FET Drain Voltage and Load Current.

265 VAC, 100% CC Load.

CH2: I<sub>OUT</sub>, 2 A / div.

CH3: V<sub>DS\_SR FET</sub>, 50 V / div.


 $V_{DS\_PRI} = 83 V_{MAX}$ . Time: 10 µs / div.

## 14 Output Ripple Measurements

To measure the ripple, Probe Master 4903-2 voltage probe was used (x1 30 MHz) coupled to a probe adapter (Probe Master 4987BA BNC adapter) affixed with 2 capacitors (0.1  $\mu F$  / 50 V ceramic and 47  $\mu F$  / 50 V E-cap) connected across the tip and ground as shown below. Oscilloscope was set to AC coupling with frequency bandwidth of 20 MHz. Voltage ripple was measured at the board terminals at room ambient temperature (25 °C).



**Figure 36** — Oscilloscope probe with Probe Master 4987A BNC adapter. (Modified with two parallel decoupling capacitors for ripple measurement)



**Figure 37** – Output Voltage Ripple. 90 VAC, 100% CC Load.

www.power.com

CH3: V<sub>OUT\_RIPPLE</sub>, 100 mV / div.

 $V_{OUT\_RIPPLE} = 231 V_{PK-PK}$ . Time: 10 ms / div.

**Figure 38** – Output Voltage Ripple. 90 VAC, 50% CC Load.

CH3: V<sub>OUT\_RIPPLE</sub>, 100 mV / div.

 $V_{OUT\_RIPPLE} = 141 V_{PK-PK}$ . Time: 10 ms / div.





Figure 39 – Output Voltage Ripple. 115 VAC, 100% CC Load. CH3: V<sub>OUT\_RIPPLE</sub>, 100 mV / div. V<sub>OUT\_RIPPLE</sub> = 182 V<sub>PK-PK</sub>.

Time: 10 ms / div.






Figure 41 – Output Voltage Ripple.
230 VAC, 100% CC Load.
CH3: Vout\_RIPPLE, 100 mV / div.
VOUT\_RIPPLE = 194 VPK-PK.

Time: 10 ms / div.

Figure 42 – Output Voltage Ripple. 230 VAC, 50% CC Load.

CH3:  $V_{OUT\_RIPPLE}$ , 100 mV / div.  $V_{OUT\_RIPPLE} = 162 V_{PK-PK}$ .

Time: 10 ms / div.




Figure 43 – Output Voltage Ripple. 265 VAC, 100% CC Load. CH3: V<sub>OUT\_RIPPLE</sub>, 100 mV / div. V<sub>OUT\_RIPPLE</sub> = 163 V<sub>PK-PK</sub>.

Time: 10 ms / div.

**Figure 44 –** Output Voltage Ripple. 265 VAC, 50% CC Load.

CH3:  $V_{OUT\_RIPPLE}$ , 100 mV / div.  $V_{OUT\_RIPPLE} = 165 V_{PK-PK}$ .

Time: 10 ms / div.





Figure 45 – Output Voltage Ripple vs. Output Load, Room Temperature.

# **15 CVCC Performance**



**Figure 46** – Output Current vs. Output Voltage, Room Temperature.

## 16 Conducted EMI


## 16.1 *115 VAC Input*



**Figure 47** – 20 V / 3 A Load for 115 VAC – Line.

**Figure 48 –** 20 V / 3 A Load for 115 VAC – Neutral.

# 16.2 **230 VAC Input**



**Figure 49** – 20 V / 3 A Load for 230 VAC – Line.

**Figure 50** – 20 V / 3 A Load for 230 VAC – Neutral.

## 17 Line Surge

The unit was subjected to  $\pm 1000$  V differential mode and  $\pm 2000$  V common mode combination wave surge at several line phase angles with 10 strikes for each condition.

A test failure was defined as a complete loss of function which is not recoverable.

## 17.1 Differential Mode Surge (L to N), 230 VAC Input

Surge Level (V)	Phase Angle (°)	Number of Strikes	Test Result
+1000	0	10	Pass
-1000	0	10	Pass
+1000	90	10	Pass
-1000	90	10	Pass
+1000	180	10	Pass
-1000	180	10	Pass
+1000	270	10	Pass
-1000	270	10	Pass

# 17.2 Common Mode Surge (L to PE), 230 VAC Input

Surge Level (V)	Phase Angle (°)	Number of Strikes	Test Result
+2000	0	10	Pass
-2000 0		10	Pass
+2000	90	10	Pass
-2000	90	10	Pass
+2000	180	10	Pass
-2000	180	10	Pass
+2000	270	10	Pass
-2000 270		10	Pass

## 17.3 Common Mode Surge (N to PE), 230 VAC Input

		<u> </u>	
Surge Level (V)	Phase Angle (°)	Number of Strikes	Test Result
+2000	0	10	Pass
-2000	-2000 0		Pass
+2000	90	10	Pass
-2000	-2000 90		Pass
+2000	180	10	Pass
-2000	180	10	Pass
+2000	270	10	Pass
-2000 270		10	Pass

# 17.4 Common Mode Surge (L, N to PE), 230 VAC Input

Surge Level (V)	Phase Angle (°)	Number of Strikes	Test Result
+2000	0	10	Pass
-2000	0	10	Pass
+2000	+2000 90 -2000 90		Pass
-2000			Pass
+2000	180	10	Pass
-2000 180 +2000 270		10	Pass
		10	Pass
-2000	-2000 270		Pass

## **18 ESD**

The unit was subjected to  $\pm 16.5$  kV air discharge and  $\pm 8.8$  kV contact discharge at the positive and negative nodes of the output with 10 strikes for each condition.

A test failure was defined as a temporary interruption of output, even if it is self-recoverable or needs operator intervention to recover, or a complete loss of function which is not recoverable.

## 18.1 Air Discharge, 230 VAC Input

Discharge Voltage (kV)	ESD Strike Location (On Board)	Number of Strikes	Test Result
+16.5	VOUT	10	Pass
-16.5	VOUT	10	Pass
+16.6 GND -16.5 GND		10	Pass
		10	Pass

## 18.2 Contact Discharge, 230 VAC Input

Discharge Voltage (kV)	ESD Strike Location (On Board)	Number of Strikes	Test Result
+8.8	VOUT	10	Pass
-8.8	VOUT	10	Pass
+8.8	GND	10	Pass
-8.8	GND	10	Pass

# **19** Revision History

1	Date	Author	Revision	Description & Changes	Reviewed
1	30-Jun-22	NAM/SS	1.0	Initial Release.	Apps & Mktg
	24-Mar-23	NAM	1.1	Updated R12 in the Schematic, BOM and PCB Files	Apps & Mktg

### For the latest updates, visit our website: www.power.com

Reference Designs are technical proposals concerning how to use Power Integrations' gate drivers in particular applications and/or with certain power modules. These proposals are "as is" and are not subject to any qualification process. The suitability, implementation and qualification are the sole responsibility of the end user. The statements, technical information and recommendations contained herein are believed to be accurate as of the date hereof. All parameters, numbers, values and other technical data included in the technical information were calculated and determined to our best knowledge in accordance with the relevant technical norms (if any). They may base on assumptions or operational conditions that do not necessarily apply in general. We exclude any representation or warranty, express or implied, in relation to the accuracy or completeness of the statements, technical information and recommendations contained herein. No responsibility is accepted for the accuracy or sufficiency of any of the statements, technical information, recommendations or opinions communicated and any liability for any direct, indirect or consequential loss or damage suffered by any person arising therefrom is expressly disclaimed.

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

### **Patent Information**

The products and applications illustrated herein (including transformer construction and circuits' external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at www.power.com. Power Integrations grants its customers a license under certain patent rights as set forth at http://www.power.com/ip.htm.

Power Integrations, the Power Integrations logo, CAPZero, ChiPhy, CHY, DPA-Switch, EcoSmart, E-Shield, eSIP, eSOP, HiperPLC, HiperPFS, HiperTFS, InnoSwitch, Innovation in Power Conversion, InSOP, LinkSwitch, LinkZero, LYTSwitch, SENZero, TinySwitch, TOPSwitch, PI, PI Expert, SCALE, SCALE-1, SCALE-2, SCALE-3 and SCALE-iDriver, are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2019, Power Integrations, Inc.

### **Power Integrations Worldwide Sales Support Locations**

### **WORLD HEADQUARTERS**

5245 Hellyer Avenue San Jose, CA 95138, USA. Main: +1-408-414-9200 Customer Service:

Worldwide: +1-65-635-64480 Americas: +1-408-414-9621 e-mail: usasales@power.com

### **CHINA (SHANGHAI)**

Rm 2410, Charity Plaza, No. 88, North Caoxi Road, Shanghai, PRC 200030 Phone: +86-21-6354-6323 e-mail: chinasales@power.com

### **CHINA (SHENZHEN)**

17/F, Hivac Building, No. 2, Keji Nan 8th Road, Nanshan District, Shenzhen, China, 518057 Phone: +86-755-8672-8689 e-mail: chinasales@power.com

**GERMANY** (AC-DC/LED Sales) Einsteinring 24

85609 Dornach/Aschheim Germany

Tel: +49-89-5527-39100 e-mail: eurosales@power.com

**GERMANY** (Gate Driver Sales) HellwegForum 1 59469 Ense Germany

Tel: +49-2938-64-39990 e-mail: igbt-driver.sales@

power.com

### **INDIA**

#1, 14th Main Road Vasanthanagar Bangalore-560052 India

Phone: +91-80-4113-8020 e-mail: indiasales@power.com

### **ITALY**

Via Milanese 20, 3rd. Fl. 20099 Sesto San Giovanni (MI) Italy Phone: +39-024-550-8701 e-mail: eurosales@power.com

### **JAPAN**

Yusen Shin-Yokohama 1-chome Bldg. 1-7-9, Shin-Yokohama, Kohoku-ku Yokohama-shi, Kanagawa 222-0033 Japan

Phone: +81-45-471-1021 e-mail: japansales@power.com

### **KOREA** RM 602, 6FL

Korea City Air Terminal B/D, 159-6 Samsung-Dong, Kangnam-Gu, Seoul, 135-728 Korea Phone: +82-2-2016-6610 e-mail: koreasales@power.com

### **SINGAPORE**

51 Newton Road, #19-01/05 Goldhill Plaza Singapore, 308900 Phone: +65-6358-2160

e-mail: singaporesales@power.com

### **TAIWAN**

5F, No. 318, Nei Hu Rd., Sec. 1 Nei Hu District Taipei 11493, Taiwan R.O.C. Phone: +886-2-2659-4570 e-mail: taiwansales@power.com

### UK

Building 5, Suite 21 The Westbrook Centre Milton Road Cambridge CB4 1YG

Phone: +44 (0) 7823-557484 e-mail: eurosales@power.com

